Efficient Security Monitoring with the Core Debug Interface in an Embedded Processor

被引:19
|
作者
Lee, Jinyong [1 ,2 ]
Heo, Ingoo [1 ,2 ]
Lee, Yongje [1 ,2 ,3 ]
Paek, Yunheung [1 ,2 ]
机构
[1] Seoul Natl Univ, Dept Elect & Comp Engn, 1 Gwanak Ro, Seoul, South Korea
[2] Seoul Natl Univ, ISRC, 1 Gwanak Ro, Seoul, South Korea
[3] Samsung Elect Co Ltd, Suwon, South Korea
基金
新加坡国家研究基金会;
关键词
Core debug interface (CDI); security monitoring; dynamic information flow tracking (DIFT); code reuse attack detection; HARDWARE ACCELERATION; PROTECTION;
D O I
10.1145/2907611
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
For decades, various concepts in security monitoring have been proposed. In principle, they all in common in regard to the monitoring of the execution behavior of a program (e.g., control-flow or dataflow) running on the machine to find symptoms of attacks. Among the proposed monitoring schemes, software-based ones are known for their adaptability on the commercial products, but there have been concerns that they may suffer from nonnegligible runtime overhead. On the other hand, hardware-based solutions are recognized for their high performance. However, most of them have an inherent problem in that they usually mandate drastic changes to the internal processor architecture. More recent ones have strived to minimize such modifications by employing external hardware security monitors in the system. However, these approaches intrinsically suffer from the overhead caused by communication between the host and the external monitor. Our solution also relies on external hardware for security monitoring, but unlike the others, ours tackles the communication overhead by using the core debug interface (CDI), which is readily available in most commercial processors for debugging. We build our system simply by plugging our monitoring hardware into the processor via CDI, precluding the need for altering the processor internals. To validate the effectiveness of our approach, we implement two well-known monitoring techniques on our proposed framework: dynamic information flow tracking and branch regulation. The experimental results on our FPGA prototype show that our external hardware monitors efficiently perform monitoring tasks with negligible performance overhead, mainly with thanks to the support of CDI, which helps us reduce communication costs substantially.
引用
收藏
页数:29
相关论文
共 50 条
  • [1] Efficient Dynamic Information Flow Tracking on a Processor with Core Debug Interface
    Lee, Jinyong
    Heo, Ingoo
    Lee, Yongje
    Paek, Yunheung
    2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
  • [2] Nexus 5001 Forum Global Embedded Processor Debug Interface standard
    Wong, W
    ELECTRONIC DESIGN, 2001, 49 (05) : 128 - 129
  • [3] Debug support for embedded processor reuse
    Hopkins, Andrew B. T.
    McDonald-Maier, Klaus D.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1455 - +
  • [4] Enhancing Security of Embedded Linux on a Multi-core Processor
    Li, Ning
    Kinebuchi, Yuki
    Nakajima, Tatsuo
    2011 IEEE 17TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2011), VOL 2, 2011, : 117 - 121
  • [5] Design of On-Chip Debug System for embedded processor
    Park, Hyungbae
    Xu, Jingzhe
    Park, Jusung
    Ji, Jung-Hoon
    Woo, Gyun
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 652 - +
  • [6] A power-efficient processor core for reactive embedded applications
    Yang, L
    Biglari-Abhari, M
    Salcic, Z
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2005, 3740 : 131 - 142
  • [7] Enhancing an Embedded Processor Core for Efficient and Isolated Execution of Cryptographic Algorithms
    Yumbul, Kazim
    Savas, Erkay
    COMPUTER JOURNAL, 2015, 58 (10): : 2368 - 2387
  • [8] Validation and Debug of Security and Trust Issues in Embedded Systems
    Mishra, Prabhat
    Bhunia, Swarup
    Ravi, Srivaths
    2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 3 - 5
  • [9] A Network-on-Chip Monitoring Infrastructure for Communication-centric Debug of Embedded Multi-Processor SoCs
    Vermeulen, Bart
    Goossens, Kees
    2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 183 - 186
  • [10] An embedded infrastructure of debug and trace interface for the DSP platform
    Hsieh, Ming-Chang
    Huang, Chih-Tsun
    2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 866 - 871