Hierarchical parallelism control for multigrain parallel processing

被引:11
|
作者
Obata, M [1 ]
Shirako, J [1 ]
Kaminaga, H [1 ]
Ishizaka, K [1 ]
Kasahara, H [1 ]
机构
[1] Waseda Univ, Dept Elect Elect & Comp Engn, Tokyo, Japan
关键词
D O I
10.1007/11596110_3
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
To improve effective performance and usability of shared memory multiprocessor systems, a multi-grain compilation scheme, which hierarchically exploits coarse grain parallelism among loops, subroutines and basic blocks, conventional loop parallelism and near fine grain parallelism among statements inside a basic block, is important. In order to efficiently use hierarchical parallelism of each nest level, or layer, in multigrain parallel processing, it is required to determine how many processors or groups of processors should be assigned to each layer, according to the parallelism of the layer. This paper proposes an automatic hierarchical parallelism control scheme to assign suitable number of processors to each layer so that the parallelism of each hierarchy can be used efficiently. Performance of the proposed scheme is evaluated on IBM RS6000 SMP server with 8 processors using 8 programs of SPEC95FP.
引用
收藏
页码:31 / 44
页数:14
相关论文
共 50 条
  • [31] Modeling multigrain parallelism on heterogeneous multi-core processors: A case study of the Cell BE
    Blagojevic, Filip
    Feng, Xizhou
    Cameron, Kirk W.
    Nikolopoulos, Dimitrios S.
    HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS, 2008, 4917 : 38 - 52
  • [32] Parallel temporal dynamics in hierarchical cognitive control
    Ranti, Carolyn
    Chatham, Christopher H.
    Badre, David
    COGNITION, 2015, 142 : 205 - 229
  • [33] MANAGING PARALLELISM IN PARALLEL SYSTEMS
    TEO, YM
    COMPUTERS AND ARTIFICIAL INTELLIGENCE, 1995, 14 (01): : 57 - 91
  • [34] Metastable states in the hierarchical Dyson model drive parallel processing in the hierarchical Hopfield network
    Agliari, Elena
    Barra, Adriano
    Galluzzi, Andrea
    Guerra, Francesco
    Tantari, Daniele
    Tavani, Flavia
    JOURNAL OF PHYSICS A-MATHEMATICAL AND THEORETICAL, 2015, 48 (01)
  • [35] A hierarchical parallel processing system for the multipass-rendering method
    Kobayashi, H
    Yamauchi, H
    Toh, Y
    Nakamura, T
    10TH INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM - PROCEEDINGS OF IPPS '96, 1996, : 62 - 67
  • [36] Hierarchical neural networks perform both serial and parallel processing
    Agliari, Elena
    Barra, Adriano
    Galluzzi, Andrea
    Guerra, Francesco
    Tantari, Daniele
    Tavani, Flavia
    NEURAL NETWORKS, 2015, 66 : 22 - 35
  • [37] HIERARCHICAL AND PARALLEL PROCESSING SCHEMES FOR ARBITRARY MULTIRATE FILTER BANKS
    LEVITAN, B
    BUCHSBAUM, G
    VISUAL COMMUNICATIONS AND IMAGE PROCESSING IV, PTS 1-3, 1989, 1199 : 141 - 156
  • [38] HIERARCHICAL AND PARALLEL PROCESSING STRUCTURE OF TWO-DIMENSIONAL SYSTEMS
    FERNANDO, KVM
    NICHOLSON, H
    ELECTRONICS LETTERS, 1980, 16 (08) : 274 - 275
  • [39] Hierarchical and Parallel Pipelined Heterogeneous SoC for Embedded Vision Processing
    Zhang, Bin
    Zhao, Chen
    Mei, Kuizhi
    Zhao, Jizhong
    Zheng, Nanning
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2018, 28 (06) : 1434 - 1444
  • [40] Optimizing FORTRAN Programs for Hierarchical Memory Parallel Processing Systems
    金国华
    陈福接
    JournalofComputerScienceandTechnology, 1993, (03) : 209 - 220