共 50 条
- [41] An area-efficient pipelined array architecture for Euclidean Distance Transformation and its FPGA implementation [J]. 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 689 - 692
- [42] Direct rotation CORDIC algorithm and its effective implementation [J]. 1600, Huazhong University of Science and Technology (44): : 113 - 118
- [43] Dual Fixed-Point CORDIC Processor: Architecture and FPGA Implementation [J]. 2016 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG16), 2016,
- [44] FPGA implementation of elementary generalized unitary rotation with CORDIC based architecture [J]. NORCHIP 2012, 2012,
- [45] Implementation of Pipelined Hardware Architecture for AES Algorithm using FPGA [J]. 2014 INTERNATIONAL CONFERENCE ON COMMUNICATION AND NETWORK TECHNOLOGIES (ICCNT), 2014, : 260 - 264
- [46] Architecture Design and FPGA Implementation of CORDIC Algorithm for Fingerprint Recognition Applications [J]. 2ND INTERNATIONAL CONFERENCE ON COMMUNICATION, COMPUTING & SECURITY [ICCCS-2012], 2012, 1 : 371 - 378
- [47] PIPELINED BIT-SLICE ARCHITECTURE EASES FFT IMPLEMENTATION [J]. EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1983, 28 (22): : 215 - &
- [48] Implementation of Pipelined Booth Encoded Wallace Tree Multiplier Architecture [J]. 2013 INTERNATIONAL CONFERENCE ON GREEN COMPUTING, COMMUNICATION AND CONSERVATION OF ENERGY (ICGCE), 2013, : 199 - 204
- [49] FPGA implementation of pipelined architecture for optical imaging distortion correction [J]. 2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 182 - 187