PIPELINED CORDIC ARCHITECTURE AND ITS IMPLEMENTATION ON SIMULINK

被引:0
|
作者
Rai, Shalini [1 ]
Dwivedi, C. K. [1 ]
Srivastava, Rajeev [1 ]
机构
[1] Univ Allahabad, Dept Elect & Commun, Allahabad, Uttar Pradesh, India
关键词
CORDIC algorithms; trigonometric functions; pipelined CORDIC architecture;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Coordinate Rotation Digital Computer (CORDIC) algorithm is very useful algorithm for the designing of low cost and efficient VLSI circuit's at large scale. It may be suitable for the generation of trigonometric functions, multiplication of complex numbers, matrix inversion and finding the solution of linear equations. The CORDIC algorithm has also been employed in calculation of sine and cosine values. The sine & cosine values are used in various transform of Digital Signal processing like z transform and in communication system. There are different ways to generate the sin & cosine values. These conventional methods require a huge memory space. A good quantization level is required for large memory. So CORDIC algorithm based sine & cosine waves' generation has been used because its flexibility characteristics and low quantization error. In this paper some pipelined CORDIC structures are presented for generation of sine and cosine values, multiplication, division of two numbers and finding out square root or arctangent values. These structures have been implemented and results observed by using simulink of MATLAB.
引用
收藏
页数:10
相关论文
共 50 条
  • [41] An area-efficient pipelined array architecture for Euclidean Distance Transformation and its FPGA implementation
    Sudha, N
    [J]. 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 689 - 692
  • [42] Direct rotation CORDIC algorithm and its effective implementation
    Yao Y.
    Feng Z.
    Chen Z.
    [J]. 1600, Huazhong University of Science and Technology (44): : 113 - 118
  • [43] Dual Fixed-Point CORDIC Processor: Architecture and FPGA Implementation
    Jacoby, Andres
    Llamocca, Daniel
    [J]. 2016 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG16), 2016,
  • [44] FPGA implementation of elementary generalized unitary rotation with CORDIC based architecture
    Misans, Peteris
    Derums, Uldis
    Kanders, Vents
    [J]. NORCHIP 2012, 2012,
  • [45] Implementation of Pipelined Hardware Architecture for AES Algorithm using FPGA
    Kumar, J. Senthil
    Mahalakshmi, C.
    [J]. 2014 INTERNATIONAL CONFERENCE ON COMMUNICATION AND NETWORK TECHNOLOGIES (ICCNT), 2014, : 260 - 264
  • [46] Architecture Design and FPGA Implementation of CORDIC Algorithm for Fingerprint Recognition Applications
    Revathi, P.
    Rao, M. V. Nageswara
    Locharla, G. R.
    [J]. 2ND INTERNATIONAL CONFERENCE ON COMMUNICATION, COMPUTING & SECURITY [ICCCS-2012], 2012, 1 : 371 - 378
  • [47] PIPELINED BIT-SLICE ARCHITECTURE EASES FFT IMPLEMENTATION
    DUVAL, J
    NIEHAUS, J
    [J]. EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1983, 28 (22): : 215 - &
  • [48] Implementation of Pipelined Booth Encoded Wallace Tree Multiplier Architecture
    Kshirsagar, Rahul D.
    Aishwarya, E., V
    Vishwanath, Ahire Shashank
    Jayakrishnan, P.
    [J]. 2013 INTERNATIONAL CONFERENCE ON GREEN COMPUTING, COMMUNICATION AND CONSERVATION OF ENERGY (ICGCE), 2013, : 199 - 204
  • [49] FPGA implementation of pipelined architecture for optical imaging distortion correction
    Qiang, Lin
    Allinson, Nigel M.
    [J]. 2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 182 - 187
  • [50] A CORDIC-based digital protective relay and its architecture
    Park, Jong Kang
    Kim, Jong Tae
    Shin, Myong-Chul
    [J]. MICROELECTRONICS RELIABILITY, 2009, 49 (04) : 438 - 447