Design of CMOS-APS circuits with image preprocessing

被引:0
|
作者
Serova, EN [1 ]
机构
[1] IPPM RAS, Moscow 105023, Russia
来源
关键词
CCD camera; CMOS sensor; image processing; edge detection; focal plane; simulation;
D O I
10.1117/12.675672
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
This paper is devoted to creation of novel CMOS APS imagers with focal plane parallel image preprocessing. The The general principle of analog subtraction is described. he important research direction devoted to analogue implementation of main preprocessing operations (addition. subtraction, neighbored frame subtraction, module. and edge detection of pixel signals) in focal plane of CMOS APS imagers. The following results are resented: the algorithm of edge detection for analog realization, and patented focal plane circuits for analog image reprocessing (signals subtraction. additional. edge detection).
引用
收藏
页数:7
相关论文
共 50 条
  • [21] A multipass spatial and temporal image filtering APS CMOS image sensor
    Chow, Jon
    Siu, Wing
    Iwamoto, Yasurmichi
    Toia, Matt
    Sonkusale, Sameer
    IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 624 - +
  • [22] Filter Design for Image Preprocessing in Image Communication
    Zahradnik, Pavel
    Simak, Boris
    Vlcek, Miroslav
    2009 EIGHTH INTERNATIONAL CONFERENCE ON NETWORKS, 2009, : 40 - +
  • [23] Design of CMOS Circuits for Electrophysiology
    Van Helleputte, Nick
    Mora-Lopez, Carolina
    Van Hoof, Chris
    IEICE TRANSACTIONS ON ELECTRONICS, 2023, E106C (10) : 506 - 515
  • [24] Design for diagnosability of CMOS circuits
    Wen, XQ
    Honzawa, T
    Tamamoto, H
    Saluja, KK
    Kinoshita, K
    SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 144 - 149
  • [25] CMOS APS crosstalk: Modeling, technology and design trends
    Igor, S
    Alex, B
    Orly, YP
    PROCEEDINGS OF THE IEEE SENSORS 2004, VOLS 1-3, 2004, : 1261 - 1264
  • [26] CCD and APS/CMOS technology for smart pixels and image sensors
    Seitz, P
    Blanc, N
    DETECTORS AND ASSOCIATED SIGNAL PROCESSING, 2004, 5251 : 142 - 153
  • [27] Prediction of CMOS APS design enabling maximum photoresponse for scalable CMOS technologies
    Shcherback, I
    Yadid-Pecht, O
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (02) : 285 - 288
  • [28] Design of parallel preprocessing image sensors
    Schreiter, Joerg
    Srowik, Rico
    Graupner, Achim
    Getzlaff, Stefan
    Schueffny, Rene
    International Conference on Knowledge-Based Intelligent Electronic Systems, Proceedings, KES, 1999, : 393 - 396
  • [29] Design of smart imagers with image preprocessing
    Serova, EN
    Shiryaev, YA
    Udovichenko, AO
    SMART IMAGERS AND THEIR APPLICATION, 2005, 5944 : 44 - 53
  • [30] Constraints in the design of CMOS MVL circuits
    Gawande, Avinash D.
    Ladhake, S. A.
    WSEAS: INSTRUMENTATION, MEASUREMENT, CIRCUITS AND SYSTEMS, 2008, : 108 - +