A Parallel BP Neural Network Based on the FPGA

被引：1
|
作者：
Guo Yu-Hui [1 ]
Zhou De-Tai [1 ]
Qian Xiang-Ping [2 ]
Zeng Xian-Qiang [1 ]
机构：
[1] Chinese Acad Sci, Inst Modern Phys, 509 Nanchang Rd, Lanzhou, Gansu, Peoples R China
[2] Lanzhou Univ, Sch Nucl Sci & Technol, Lanzhou, Gansu, Peoples R China
来源：
MEASUREMENT TECHNOLOGY AND ITS APPLICATION, PTS 1 AND 2 | 2013年 / 239-240卷
关键词：
Neural network; Field programmable gate array(FPGA); Back Propagation algorithm; Parallel architecture; System On Programmable Chip(SOPC);
D O I：
10.4028/www.scientific.net/AMM.239-240.1541
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper, with the analysis of BP neural network learning and execution algorithm on single computer unit, a parallel neural network on many computer units is constructed, a system on programmable chip based on FPGA and uClinux is provided. Because it's flexibility and reliability, this parallel neural network can be widely used where there is a large quantity of data to be processed. In addition to it, the system based on the SOPC has good versatility and easy to transplant because the reconfiguration of the hardware logic and software system.
引用
收藏
页码：1541 / +
页数：2
相关论文
共 50 条
  • [31] Path Planning and Tracking for Vehicle Parallel Parking Based on Preview BP Neural Network PID Controller
    季学武
    王健
    赵又群
    刘亚辉
    臧利国
    李波
    Transactions of Tianjin University, 2015, 21 (03) : 199 - 208
  • [32] Path planning and tracking for vehicle parallel parking based on preview BP neural network PID controller
    Ji X.
    Wang J.
    Zhao Y.
    Liu Y.
    Zang L.
    Li B.
    Transactions of Tianjin University, 2015, 21 (3) : 199 - 208
  • [33] Path Planning and Tracking for Vehicle Parallel Parking Based on Preview BP Neural Network PID Controller
    季学武
    王健
    赵又群
    刘亚辉
    臧利国
    李波
    Transactions of Tianjin University , 2015, (03) : 199 - 208
  • [34] Prediction model of wire de-icing jump height based on BP neural network BP neural network
    Wen N.
    Yan B.
    Lin X.
    Huang G.
    Lü Z.
    Zhang B.
    Zhendong yu Chongji/Journal of Vibration and Shock, 2021, 40 (01): : 199 - 204
  • [35] Fully parallel FPGA Implementation of an Artificial Neural Network Tuned by Genetic Algorithm
    Dumesnil, Etienne
    Beaulieu, Philippe-Olivier
    Boukadoum, Mounir
    2018 16TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2018, : 365 - 369
  • [36] Calculating the synthetic efficiency of hydroturbine based on the BP neural network and Elman neural network
    Zhang Lin
    Wang Yimin
    Liu Dengfeng
    FRONTIERS OF MECHANICAL ENGINEERING AND MATERIALS ENGINEERING II, PTS 1 AND 2, 2014, 457-458 : 801 - 805
  • [37] FPGA Realization of a Neural Network based Motor Controller
    Diodati, Francesco
    Jeppesen, Ben
    Jervis, Mark
    Saletti, Roberto
    2022 IEEE 27TH INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION (ETFA), 2022,
  • [38] An FPGA-Based Convolutional Neural Network Coprocessor
    Qiu, Changpei
    Wang, Xin'an
    Zhao, Tianxia
    Li, Qiuping
    Wang, Bo
    Wang, Hu
    WIRELESS COMMUNICATIONS & MOBILE COMPUTING, 2021, 2021
  • [39] Music teaching platform based on FPGA and neural network
    Wang, Xiaolu
    Chen, Yao
    Microprocessors and Microsystems, 2021, 80
  • [40] Digital Recognition Based on Neural Network and FPGA Implementation
    Zhang, Chaoyue
    Wang, Yu
    Guo, Jinxu
    Zhang, Hao
    2017 NINTH INTERNATIONAL CONFERENCE ON INTELLIGENT HUMAN-MACHINE SYSTEMS AND CYBERNETICS (IHMSC 2017), VOL 1, 2017, : 280 - 283
12345