共 50 条
- [31] Automatic Construction of Models for Analytic System-Level Design Space Exploration Problems [J]. PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 670 - 673
- [32] System-level design space exploration for security processor prototyping in analytical approaches [J]. ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 376 - 380
- [33] An abstract modeling approach towards system-level design-space exploration [J]. SYSTEM SPECIFICATION AND DESIGN LANGUAGES: BEST OF FDL '02, 2003, : 267 - 282
- [35] DESSERT: DESign Space ExploRation Tool based on Power and Energy at System-Level [J]. 2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 48 - 53
- [36] System-Level Exploration of Hierarchical Storage Organizations for Embedded Data-Intensive Applications [J]. 2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 638 - 641
- [38] A mixed-level co-simulation method for system-level design space exploration [J]. PROCEEDINGS OF THE 2006 IEEE/ACM/IFIP WORKSHOP ON EMBEDDED SYSTEMS FOR REAL TIME MULTIMEDIA, 2006, : 27 - +
- [39] Design space exploration techniques for the codesign of embedded data processing systems [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1998, 145 (03): : 161 - 170
- [40] A flexible hierarchical approach for controlling the system-level design complexity of embedded systems [J]. Lecture Notes in Electrical Engineering, 2010, 78 : 25 - 42