Scaling Beyond 7nm: Design-Technology Co-optimization at the Rescue

被引：2
|
作者：
Ryckaert, Julien [1 ]
机构：
[1] IMEC, Leuven, Belgium
来源：
PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16) | 2016年
关键词：
Design-technology co-optimization; Technology scaling;
D O I：
10.1145/2872334.2893446
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
引用
收藏
页码：89 / 89
页数：1
相关论文
共 50 条
  • [41] Design Rule Optimization for Via Layers of Multiple Patterning Solution at 7nm Technology Node
    Su, Xiaojing
    Wei, Yayi
    Dong, Lisong
    Zhang, Libin
    Su, Yajuan
    Chen, Rui
    [J]. PHOTOMASK TECHNOLOGY 2020, 2020, 11518
  • [42] Sub-20 nm Design Technology Co-Optimization for Standard Cell Logic
    Vaidyanathan, Kaushik
    Liebmann, Lars
    Strojwas, Andrzej
    Pileggi, Larry
    [J]. 2014 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2014, : 124 - 131
  • [43] Holistic Technology Optimization and Key Enablers for 7nm Mobile SoC
    Song, S. C.
    Xu, J.
    Mojumder, N. N.
    Rim, K.
    Yang, D.
    Bao, J.
    Zhu, J.
    Wang, J.
    Badaroglu, M.
    Machkaoutsan, V.
    Narayanasetti, P.
    Bucki, B.
    Fischer, J.
    Yeap, Geoffrey
    [J]. 2015 SYMPOSIUM ON VLSI CIRCUITS (VLSI CIRCUITS), 2015,
  • [44] Design and Process Co-optimization for 28nm/22nm and Beyond - A Foundry's Perspective
    Hou, Cliff
    [J]. 2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 418 - 418
  • [45] "Design Intent" optimization at the Beyond 7nm node: The intersection of DTCO and EUVL stochastic mitigation techniques
    Crouse, Michael
    Liebmann, Lars
    Plachecki, Vince
    Salama, Mohamed
    Chen, Yulu
    Saulnier, Nicole
    Dunn, Derren
    Matthew, Itty
    Hsu, Stephen
    Gronlund, Keith
    Goodwin, Francis
    [J]. DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY XI, 2017, 10148
  • [46] Application of Generative Adversarial Networks for Virtual Silicon Data Generation and Design-Technology Co-Optimization: A Study on WAT and CP
    Chen, Shih-Nung
    Chen, Shi-Hao
    [J]. IEEE ACCESS, 2024, 12 : 6532 - 6545
  • [47] Holistic Technology Optimization and Key Enablers for 7nm Mobile SoC
    Song, S. C.
    Xu, J.
    Mojumder, N. N.
    Rim, K.
    Yang, D.
    Bao, J.
    Zhu, J.
    Wang, J.
    Badaroglu, M.
    Machkaoutsan, V.
    Narayanasetti, P.
    Bucki, B.
    Fischer, J.
    Yeap, Geoffrey
    [J]. 2015 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI TECHNOLOGY), 2015,
  • [48] Design technology co-optimization towards sub-3 nm technology nodes附视频
    Genquan Han
    Yue Hao
    [J]. Journal of Semiconductors, 2021, (02) - 10
  • [49] Rapid and Holistic Technology Evaluation for Exploratory DTCO in Beyond 7nm Technologies
    Na, Myung-Hee
    Chu, Albert
    Lee, Yoo-Mi
    Young, Albert
    Zalani, Vidhi
    Tran, Hung H.
    [J]. 2018 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2018), 2018, : 40 - 44
  • [50] Energy Efficient Design Through Design and Technology Co-Optimization Near the Finish Line of CMOS Scaling
    Li, Shenggao
    Tsai, Chien-Chun
    Soenen, Eric
    Lee, Frank J. C.
    Hsieh, Cheng-Hsiang
    [J]. IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC 2021), 2021,
12345