A high-speed direct bootstrapped CMOS schmitt trigger circuit

被引:0
|
作者
Dejhan, K [1 ]
Tooprakai, P [1 ]
Rerkmaneewan, T [1 ]
Soonyeekan, C [1 ]
机构
[1] King Mongkuts Inst Technol Landkrabang, Fac Engn, Bangkok 10520, Thailand
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a design of direct bootstrapped CMOS Schmitt trigger circuit by using direct bootstrapped technique, bootstrapped capacitor boots for the higher voltage than power supply in order to drive the output section for improving the switching speed in driving a capacitive load. All simulation results have been carried out based on PSpice program simulator by using 0.35 lam CMOS technology with level 3. The propagation delay time of the proposed circuit becomes less at 2.186 ns, low power dissipation and gives a full swing output voltage at I voltage supply and also operates at 100 MHz, it is higher 10 times as a previous result when compared with the conventional CMOS Schmitt trigger circuit and reshaping CMOS Schmitt trigger circuit.
引用
收藏
页码:68 / 71
页数:4
相关论文
共 50 条
  • [21] CMOS SCHMITT TRIGGER DESIGN
    FILANOVSKY, IM
    BALTES, H
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1994, 41 (01): : 46 - 49
  • [22] Low power, high speed Schmitt trigger using SVL technique in nanoscale CMOS technology
    Saxena, Anshul
    Shrivastava, Akansha
    Akashe, Shyam
    INTERNATIONAL JOURNAL OF SIGNAL AND IMAGING SYSTEMS ENGINEERING, 2016, 9 (02) : 85 - 94
  • [23] SOI/CMOS circuit design for high-speed communication LSIs
    Ueda, K
    Wada, Y
    Hirota, T
    Maeda, S
    Mashiko, K
    Hamano, H
    IEICE TRANSACTIONS ON ELECTRONICS, 1997, E80C (07) : 886 - 892
  • [24] A novel high-speed CMOS circuit based on a gang of capacitors
    Sharroush, Sherif M.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2017, 104 (08) : 1388 - 1412
  • [25] ON THE CIRCUIT ANALYSIS OF THE SCHMITT TRIGGER
    SMITH, MJS
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (01) : 292 - 294
  • [26] CMOS schmitt trigger circuit with controllable hysteresis using logical threshold voltage control circuit
    Pham, Cong-Kha
    6TH IEEE/ACIS INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION SCIENCE, PROCEEDINGS, 2007, : 48 - +
  • [27] A full-swing area-efficient high-speed CMOS bootstrapped sampling switch
    Lu, Yuxiao
    Li, Zhe
    Zhou, Jianjun
    IEICE ELECTRONICS EXPRESS, 2013, 10 (12):
  • [28] A direct bootstrapped CMOS large capacitive-load driver circuit
    García, JC
    Montiel-Nelson, JA
    Sosa, J
    Navarro, H
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 680 - 681
  • [29] CMOS Schmitt trigger with zero hysteresis
    Popov, AN
    Mollov, VS
    MELECON '98 - 9TH MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, VOLS 1 AND 2, 1998, : 464 - 468
  • [30] NOVEL CMOS CURRENT SCHMITT TRIGGER
    WANG, Z
    GUGGENBUHL, W
    ELECTRONICS LETTERS, 1988, 24 (24) : 1514 - 1516