Pin Tumbler Lock: A Shift based Encryption Mechanism for Racetrack Memory

被引:0
|
作者
Zhang, Hongbin [1 ,2 ]
Zhang, Chao [3 ]
Zhang, Xian [3 ]
Sun, Guangyu [3 ]
Shu, Jiwu [1 ,2 ]
机构
[1] Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China
[2] Tsinghua Natl Lab Informat Sci & Technol, Beijing 100084, Peoples R China
[3] Peking Univ, Ctr Energy Efficient Comp & Applicat, Beijing 100871, Peoples R China
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
As various non-volatile memory (NVM) technologies have been adopted in different levels of memory hierarchy, the security issue of protecting information retained in NVM after power-off has become a new challenge, which results in extensive research on data encryption for NVM. Previous encryption approaches, however, have some limitations, such as high design complexity and non-trivial timing and energy overhead. Recently, an emerging NVM called racetrack memory (RM) has been widely investigated because of its advantages of ultra-high storage density and fast read/write speed. Besides these well-known advantages, we observe that the tape-like structure of RM cell and its unique shift operation can also be leveraged to facilitate NVM data encryption. Base on this observation, we propose an efficient shift based mechanism, named Pin Tumbler Lock (PTL), which completes encryption and decryption by shifting racetracks in several nanoseconds. Experimental results demonstrate that our design can achieve the same security strength of AES-128 with 3.1% performance overhead and 3.7% energy overhead and 1.56% storage cost and 1.6% area cost.
引用
收藏
页码:354 / 359
页数:6
相关论文
共 50 条
  • [31] A Lock-Free Coalescing-Capable Mechanism for Memory Management
    Leite, Ricardo
    Rocha, Ricardo
    PROCEEDINGS OF THE 2019 ACM SIGPLAN INTERNATIONAL SYMPOSIUM ON MEMORY MANAGEMENT (ISMM '19), 2019, : 79 - 88
  • [33] Power and Energy Reduction of Racetrack-based Caches by Exploiting Shared Shift Operations
    Larimi, Seyed Saber Nabavi
    Kamal, Mehdi
    Afzali-Kusha, Ali
    Mahmoodi, Hamid
    2016 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2016,
  • [34] Against Lock-Based Semantics for Transactional Memory
    Luchangco, Victor
    SPAA'08: PROCEEDINGS OF THE TWENTIETH ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, 2008, : 98 - 100
  • [35] Shape memory alloy (SMA)-based launch lock
    Badescu, Mircea
    Bao, Xiaoqi
    Bar-Cohen, Yoseph
    SENSORS AND SMART STRUCTURES TECHNOLOGIES FOR CIVIL, MECHANICAL, AND AEROSPACE SYSTEMS 2014, 2014, 9061
  • [36] The Semantics of Progress in Lock-Based Transactional Memory
    Guerraoui, Rachid
    Kapalka, Michal
    ACM SIGPLAN NOTICES, 2009, 44 (01) : 404 - 415
  • [37] Wavelength-shift-free racetrack resonator hybrided with phase change material for photonic in-memory computing
    Zhu, Honghui
    Lu, Yegang
    Cai, Linying
    OPTICS EXPRESS, 2023, 31 (12) : 18840 - 18850
  • [38] Digital Door-Lock using Authentication Code Based on ANN Encryption
    Hanafiah, Novita
    Kariman, Collin Power
    Fandino, Nicky
    Halim, Edwin
    Jingga, Felix
    Atmadja, Wiedjaja
    5TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND COMPUTATIONAL INTELLIGENCE 2020, 2021, 179 : 894 - 901
  • [39] Architecting Racetrack Memory preshift through pattern-based prediction mechanisms
    Colaso, Adrian
    Prieto, Pablo
    Abad, Pablo
    Puente, Valentin
    Angel Gregorio, Jose
    2019 IEEE 33RD INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2019), 2019, : 273 - 282
  • [40] Performance-Centric Optimization for Racetrack Memory Based Register File on GPUs
    Yun Liang
    Shuo Wang
    Journal of Computer Science and Technology, 2016, 31 : 36 - 49