共 50 条
- [31] A Lock-Free Coalescing-Capable Mechanism for Memory Management PROCEEDINGS OF THE 2019 ACM SIGPLAN INTERNATIONAL SYMPOSIUM ON MEMORY MANAGEMENT (ISMM '19), 2019, : 79 - 88
- [33] Power and Energy Reduction of Racetrack-based Caches by Exploiting Shared Shift Operations 2016 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2016,
- [34] Against Lock-Based Semantics for Transactional Memory SPAA'08: PROCEEDINGS OF THE TWENTIETH ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, 2008, : 98 - 100
- [35] Shape memory alloy (SMA)-based launch lock SENSORS AND SMART STRUCTURES TECHNOLOGIES FOR CIVIL, MECHANICAL, AND AEROSPACE SYSTEMS 2014, 2014, 9061
- [38] Digital Door-Lock using Authentication Code Based on ANN Encryption 5TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND COMPUTATIONAL INTELLIGENCE 2020, 2021, 179 : 894 - 901
- [39] Architecting Racetrack Memory preshift through pattern-based prediction mechanisms 2019 IEEE 33RD INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2019), 2019, : 273 - 282
- [40] Performance-Centric Optimization for Racetrack Memory Based Register File on GPUs Journal of Computer Science and Technology, 2016, 31 : 36 - 49