Suppressing derivatives of selected variables in Verilog-A

被引：0
|
作者：
Huszka, Zoltan [1 ]
Molnar, Kund [1 ]
机构：
[1] Ams AG, EDA, R&D, Tobelbader Str 30, A-8141 Premstaetten, Austria
来源：
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS | 2019年 / 47卷 / 05期
关键词：
bipolar transistor; compact model; derivative management; non-quasi-static effects; Verilog-A; EXCESS PHASE; BIPOLAR;
D O I：
10.1002/cta.2625
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A former scaling technique made it possible to eliminate the effect of the automatically generated derivatives at bipolar non-quasi-static (NQS) modeling in Verilog-A. An alternative technique is proposed here, which makes the derivatives of selected variables zero. The method was verified on the examples of bipolar NQS variants. The confirming results open a new perspective for increasing the flexibility of Verilog-A compact modeling along with the reduction of computational efforts.
引用
收藏
页码：805 / 811
页数：7
相关论文
共 50 条
  • [1] Analog design with Verilog-A
    Miller, I
    FitzPatrick, D
    Aisola, R
    1997 IEEE INTERNATIONAL VERILOG HDL CONFERENCE, PROCEEDINGS, 1997, : 64 - 68
  • [2] On code coverage measurement for Verilog-A
    Sha, YB
    Lee, MS
    Liu, CNJ
    NINTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2004, : 115 - 120
  • [3] Study of Memristor with Verilog-A Model
    Baghel, Vijay Singh
    Akashe, Shyam
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2016, 11 (2-3): : 89 - 97
  • [4] Modeling of Silicon Photonics Devices with Verilog-A
    Martin, P.
    Gays, F.
    Grellier, E.
    Myko, A.
    Menezo, S.
    2014 29TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS PROCEEDINGS - MIEL 2014, 2014, : 209 - 212
  • [5] A toggle MRAM bit modeled in Verilog-A
    Engelbrecht, Linda M.
    Jander, Albrecht
    Dhagat, Pallavi
    Hall, Michael
    SOLID-STATE ELECTRONICS, 2010, 54 (10) : 1135 - 1142
  • [6] Best Practices for Compact Modeling in Verilog-A
    McAndrew, Colin C.
    Coram, Geoffrey J.
    Gullapalli, Kiran K.
    Jones, J. Robert
    Nagel, Laurence W.
    Roy, Ananda S.
    Roychowdhury, Jaijeet
    Scholten, Andries J.
    Smit, Geert D. J.
    Wang, Xufeng
    Yoshitomi, Sadayuki
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2015, 3 (05): : 383 - 396
  • [7] Advanced circuit and device modelin with Verilog-A
    Mijalkovic, Slobodan
    2006 25TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2006, : 471 - 474
  • [8] Circuit reliability simulation based on Verilog-A
    Kole, Marq
    BMAS 2007: PROCEEDINGS OF THE 2007 IEEE INTERNATIONAL BEHAVIORAL MODELING AND SIMULATION WORKSHOP, 2007, : 58 - 63
  • [9] Compact Model of a CBRAM Cell in Verilog-A
    Reyboz, M.
    Onkaraiah, S.
    Palma, G.
    Vianello, E.
    Perniola, L.
    2012 12TH ANNUAL NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM, 2012, : 94 - 97
  • [10] Verilog-A Modeling of Organic Electrochemical Transistors
    Sideris, P.
    Siskos, S.
    Malliaras, G.
    2017 6TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2017,
12345