A V-band Low Noise Amplifier with 18.1 dB Gain and 6.3 dB NF in 90-nm CMOS Process Technology

被引:0
|
作者
Hsu, Chiu-Hsiang [1 ]
Chiang, Yen-Chung [1 ]
机构
[1] Natl Chung Hsing Univ, Taichung, Taiwan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A three-stage low noise amplifier (LNA) implemented in the TSMC 90-nm CMOS process technology for V-band applications is proposed in this paper. The proposed low noise amplifier consists of three commonsource stages with inductive degeneration. We use microstrip lines for input/output matching and as loads for all stages. The chip size of the proposed low noise amplifier is 0.608 x 0.636 mm(2). The measured peak gain is 18.1 dB at 59.9 GHz with 3 dB bandwidth from 58 to 62.4 GHz. The lowest measured noise figure (NF) is 6.3 dB at 61 GHz and 63.5 GHz, respectively, and NF is from 6.3 dB to 8dB for the 57-64 GHz frequency range. The measured input 1 dB compression point (P1 dB) is -19 dBm and input third intercept point (IIP3) is -10 dBm. The proposed circuit draws a 32.6 mW dc-power from a 1.2-V supply.
引用
收藏
页码:601 / 604
页数:4
相关论文
共 50 条
  • [21] A Wideband Low-Noise Variable-Gain Amplifier With a 3.4 dB NF and up to 45 dB Gain Tuning Range in 130-nm CMOS
    Baumgratz, Filipe Dias
    Saavedra, Carlos
    Steyaert, Michiel
    Tavernier, Filip
    Bampi, Sergio
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (07) : 1104 - 1108
  • [22] A V-band Double-Transformer-Coupling with Low Phase Variation VGLNA in 90-nm CMOS Process
    Lu, Chung-Yao
    Wang, Yunshan
    Wang, Huei
    2024 49TH INTERNATIONAL CONFERENCE ON INFRARED, MILLIMETER, AND TERAHERTZ WAVES, IRMMW-THZ 2024, 2024,
  • [23] The Design of Wideband Transformer-Coupled 90-nm CMOS Power Amplifier for V-band Application
    Chou, Min-Li
    Chiu, Hsien-Chin
    2017 INTERNATIONAL WORKSHOP ON ELECTROMAGNETICS: APPLICATIONS AND STUDENT INNOVATION COMPETITION (IEEE IWEM 2017), 2017, : 162 - 163
  • [24] Ultra-Wide-Band Low Noise Amplifier Using Inductive Feedback in 90-nm CMOS Technology
    Hsu, Heng-Ming
    Lee, Tai-Hsin
    Huang, Jhao-Siang
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 2470 - 2473
  • [25] Analysis and design of a V-band low-noise amplifier in 90 nm CMOS for 60 GHz applications
    Yu, Zhenxing
    Feng, Jun
    Guo, Yu
    Li, Zhiqun
    IEICE ELECTRONICS EXPRESS, 2015, 12 (01):
  • [26] An E-Band Variable Gain Low Noise Amplifier in 90-nm CMOS Process Using Body-Floating and Noise Reduction Techniques
    Wang, Yunshan
    Chen, Chun-Nien
    Wu, Yi-Ching
    Wang, Huei
    2018 13TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2018, : 277 - 280
  • [27] An E-Band Variable Gain Low Noise Amplifier in 90-nm CMOS Process Using Body-Floating and Noise Reduction Techniques
    Wang, Yunshan
    Chen, Chun-Nien
    Wu, Yi-Ching
    Wang, Huei
    2018 48TH EUROPEAN MICROWAVE CONFERENCE (EUMC), 2018, : 1245 - 1248
  • [28] Wide band room temperature 0.35-dB noise figure LNA in 90-nm bulk CMOS
    Belostotski, Leonid
    Haslett, James W.
    2007 IEEE RADIO AND WIRELESS SYMPOSIUM, 2007, : 432 - 435
  • [29] Low-noise variable-gain amplifier in 90-nm CMOS for TV on mobile
    Tripodi, Lorenzo
    Brekelmans, Hans
    ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, : 368 - +
  • [30] A V-Band Power Amplifier With 23.7-dBm Output Power, 22.1% PAE, and 29.7-dB Gain in 65-nm CMOS Technology
    Chang, Yang
    Wang, Yunshan
    Chen, Chun-Nien
    Wu, Yi-Ching
    Wang, Huei
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2019, 67 (11) : 4418 - 4426