An evolutionary approach to automatic generation of VHDL code for low-power digital filters

被引:0
|
作者
Erba, M
Rossi, R
Liberali, V
Tettamanzi, GB
机构
[1] Univ Pavia, Dipartimento Elettr, I-27100 Pavia, Italy
[2] Univ Milan, Dipartimento Tecnol Informaz, I-26013 Crema, Italy
来源
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
An evolutionary algorithm is used to design a finite impulse response digital filter with reduced power consumption. The proposed design approach combines genetic optimization and simulation methodology, to evaluate a multi-objective fitness function which includes both the suitability of the filter transfer function and the transition activity of digital blocks. The proper choice of fitness function and selection criteria allows the genetic algorithm to perform a better search within the design space, thus exploring possible solutions which are not considered in the conventional structured design methodology. Although the evolutionary process is not guaranteed to generate a filter fully compliant to specifications in every run, experimental evidence shows that, when specifications are met, evolved filters are much better than classical designs both in terms of power consumption and in terms of area, while maintaining the same performance.
引用
收藏
页码:36 / 50
页数:15
相关论文
共 50 条
  • [1] Design solutions for low-power digital filters
    Rossi, R
    Torelli, G
    Liberali, V
    [J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 505 - 508
  • [2] vMAGIC-Automatic Code Generation for VHDL
    Pohl, Christopher
    Paiz, Carlos
    Porrmann, Mario
    [J]. INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2009, 2009
  • [3] Decorrelating (DECOR) transformations for low-power digital filters
    Ramprasad, S
    Shanbhag, NR
    Hajj, IN
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1999, 46 (06) : 776 - 788
  • [4] Decorrelating (DECOR) transformations for low-power digital filters
    Ramprasad, Sumant
    Shanbhag, Naresh R.
    Hajj, Ibrahim N.
    [J]. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999, 46 (06): : 776 - 788
  • [5] Low-power design of decimation filters for a digital IF receiver
    White, BA
    Elmasry, MI
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (03) : 339 - 345
  • [6] Automatic generation of VHDL code for a railway interlocking system
    Menendez, Martin N.
    Germino, Santiago
    Larosa, Facundo S.
    Lutenberg, Ariel
    [J]. INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2021, 14 (06) : 544 - 552
  • [7] Automatic generation of low-power circuits for the evaluation of polynomials
    Tisserand, Arnaud
    [J]. 2006 FORTIETH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-5, 2006, : 2053 - 2057
  • [8] Low-power FIR digital filters using residue arithmetic
    Freking, WL
    Parhi, KK
    [J]. THIRTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 739 - 743
  • [9] VHDL Implementation of Low-Power Turbo Decoder
    Vijyata
    Meena, R. S.
    Sharma, J. B.
    [J]. 2016 IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND ELECTRONICS ENGINEERING (UPCON), 2016, : 602 - 607
  • [10] On Automatic Generation of VHDL Code for Self-Organizing Map
    Onoo, Akira
    Hikawa, Hiroomi
    Miyoshi, Seiji
    Maeda, Yutaka
    [J]. IJCNN: 2009 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1- 6, 2009, : 953 - +