共 50 条
- [21] A novel test set design for parametric testing of analog and mixed-signal circuits [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 474 - 480
- [23] Multi-Frequency Test Generation for Incipient Faults in Analog Circuits Based on the Aliasing Measuring Model [J]. IEEE ACCESS, 2018, 6 : 34724 - 34735
- [24] Test generation for comprehensive testing of linear analog circuits using transient response sampling [J]. 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 382 - 385
- [25] Test Generation for Open and Delay Faults in CMOS Circuits [J]. 2017 INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA), 2017, : 21 - 26
- [26] Phase difference analysis technique for parametric faults BIST in CMOS analog circuits [J]. IEICE ELECTRONICS EXPRESS, 2018, 15 (09):
- [27] Parametric Fault Detection in Analog Circuits : A Statistical Approach [J]. 2016 IEEE 25TH ASIAN TEST SYMPOSIUM (ATS), 2016, : 275 - 280
- [28] Parametric Faults Detection in Analog Circuits Using Polynomial Coefficients in NN Learning [J]. INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS (ICSES '10): CONFERENCE PROCEEDINGS, 2010, : 249 - 252
- [29] A Method for Parametric and Catastrophic Fault Diagnosis of Analog Linear Circuits [J]. IEEE ACCESS, 2022, 10 : 27002 - 27013
- [30] A method to diagnose faults in linear analog circuits using an adaptive tester [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 184 - 188