Evidence of two distinct degradation mechanisms from temperature dependence of negative bias stressing of the ultrathin gate p-MOSFET

被引:29
|
作者
Ang, DS [1 ]
Wang, S
Ling, CH
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
[2] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 119260, Singapore
关键词
activation energy; Arrhenius equation; hole trapping; negative-bias temperature instability (NBTI); oxynitride; tunneling;
D O I
10.1109/LED.2005.859673
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A detailed investigation of the negative-bias temperature instability (NBTI) of the ultrathin nitrided gate p-MOSFET over a wide temperature range reveals two different activation energies, indicating the coexistence of two distinct degradation mechanisms. One mechanism is linked to the incorporation of nitrogen while the other is the classical mechanism responsible for the degradation of conventional SiO2 gate devices. Eliminating the contribution of the former consistently yields an Arrhenius plot that matches excellently with that obtained through direct measurement Of SiO2 gate devices. This finding shows that heavy nitridation or, in the extreme case, the adoption Of Si3N4/SiOx. gate stack does not change the nature of the classical NBTI mechanism but introduces a new degradation mechanism of an order-of-magnitude lower activation energy, which dominates over typical operating temperature range. This new mechanism is related to the spontaneous trapping of positive charges at nitrogen-related precursor sites near the Si-SiO2 interface.
引用
收藏
页码:906 / 908
页数:3
相关论文
共 27 条
  • [11] Temperature dependence of hot carrier induced MOSFET degradation at low gate bias
    Hong, SH
    Nam, SM
    Yun, BO
    Lee, BJ
    Yu, CG
    Park, JT
    MICROELECTRONICS RELIABILITY, 1999, 39 (6-7) : 809 - 814
  • [12] Effect of nitrogen on the frequency dependence of dynamic NBTI-induced threshold-voltage shift of the ultrathin oxynitride gate P-MOSFET
    Wang, S.
    Ang, Diing Shenp
    Du, G. A.
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (05) : 483 - 486
  • [13] OBSERVATION OF TWO GATE STRESS VOLTAGE DEPENDENCE OF NBTI INDUCED THRESHOLD VOLTAGE SHIFT OF ULTRA-THIN OXYNITRIDE GATE P-MOSFET
    Teo, Z. Q.
    Ang, D. S.
    Du, G. A.
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 1002 - 1004
  • [14] Transient to Temporarily Permanent and Permanent Hole Trapping Transformation in the Small Area SiON P-MOSFET Subjected to Negative-Bias Temperature Stress
    Tung, Z. Y.
    Ang, D. S.
    2014 IEEE 21ST INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2014, : 254 - 257
  • [15] Recovery of negative bias temperature instability induced degradation of p-MOSFETs with SiON gate dielectric
    Kim, Y. D.
    Han, S. U.
    Kang, H. S.
    Kang, B. K.
    MICROELECTRONIC ENGINEERING, 2008, 85 (09) : 1932 - 1936
  • [16] Negative Bias Temperature Instability Characteristics and Degradation Mechanisms of pMOSFET with High-k/Metal Gate Stacks
    Ren, Shangqing
    Yang, Hong
    Wang, Wenwu
    Xu, Hao
    Luo, Weichun
    Tang, Bo
    Tang, Zhaoyun
    Xu, Jing
    Yan, Jiang
    Zhao, Chao
    Ye, Tianchun
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2013 (CSTIC 2013), 2013, 52 (01): : 953 - 957
  • [17] Evidence That Two Tightly Coupled Mechanisms Are Responsible for Negative Bias Temperature Instability in Oxynitride MOSFETs
    Grasser, Tibor
    Kaczer, Ben
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (05) : 1056 - 1062
  • [18] Physical mechanism and gate insulator material dependence of generation and recovery of negative-bias temperature instability in p-MOSFETs
    Varghese, Dhanoop
    Gupta, Gaurav
    Lakkimsetti, Leela Madhav
    Saha, Dipankar
    Ahmed, Khaled
    Nouri, Faran
    Mahapatra, Souvik
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) : 1672 - 1680
  • [19] Influence of bulk bias on negative bias temperature instability of p-channel metal-oxide-semiconductor field-effect transistors with ultrathin SiON gate dielectrics
    Zhu, SY
    Nakajima, A
    Ohashi, T
    Miyake, H
    JOURNAL OF APPLIED PHYSICS, 2006, 99 (06)
  • [20] Investigation of degradation mechanisms in low-voltage p-channel power MOSFETs under High Temperature Gate Bias stress
    Magnone, P.
    Barletta, G.
    Magri, A.
    MICROELECTRONICS RELIABILITY, 2018, 88-90 : 438 - 442