Evidence of two distinct degradation mechanisms from temperature dependence of negative bias stressing of the ultrathin gate p-MOSFET

被引:29
|
作者
Ang, DS [1 ]
Wang, S
Ling, CH
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
[2] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 119260, Singapore
关键词
activation energy; Arrhenius equation; hole trapping; negative-bias temperature instability (NBTI); oxynitride; tunneling;
D O I
10.1109/LED.2005.859673
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A detailed investigation of the negative-bias temperature instability (NBTI) of the ultrathin nitrided gate p-MOSFET over a wide temperature range reveals two different activation energies, indicating the coexistence of two distinct degradation mechanisms. One mechanism is linked to the incorporation of nitrogen while the other is the classical mechanism responsible for the degradation of conventional SiO2 gate devices. Eliminating the contribution of the former consistently yields an Arrhenius plot that matches excellently with that obtained through direct measurement Of SiO2 gate devices. This finding shows that heavy nitridation or, in the extreme case, the adoption Of Si3N4/SiOx. gate stack does not change the nature of the classical NBTI mechanism but introduces a new degradation mechanism of an order-of-magnitude lower activation energy, which dominates over typical operating temperature range. This new mechanism is related to the spontaneous trapping of positive charges at nitrogen-related precursor sites near the Si-SiO2 interface.
引用
收藏
页码:906 / 908
页数:3
相关论文
共 27 条
  • [1] Evolution of Hole Trapping in the Oxynitride Gate p-MOSFET Subjected to Negative-Bias Temperature Stressing
    Boo, A. A.
    Ang, D. S.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (11) : 3133 - 3136
  • [2] Observation of suppressed interface state relaxation under positive gate biasing of the ultrathin oxynitride gate p-MOSFET subjected to negative-bias temperature stressing
    Ang, D. S.
    IEEE ELECTRON DEVICE LETTERS, 2006, 27 (05) : 412 - 415
  • [3] Unification of contemporary negative bias temperature instability models for p-MOSFET energy degradation
    Karim, Nissar Mohammad
    Manzoor, Sadia
    Soin, Norhayati
    RENEWABLE & SUSTAINABLE ENERGY REVIEWS, 2013, 26 : 776 - 780
  • [4] Impact of substrate bias on p-MOSFET Negative Bias Temperature Instability
    Kumar, PB
    Dalei, TR
    Varghese, D
    Saha, D
    Mahapatra, S
    Alam, MA
    2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 700 - 701
  • [5] A MODEL FOR THE TIME-DEPENDENCE AND BIAS-DEPENDENCE OF P-MOSFET DEGRADATION
    BROX, M
    SCHWERIN, A
    WANG, Q
    WEBER, W
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (07) : 1184 - 1196
  • [6] Time-dependent degradation due to negative bias temperature instability of p-MOSFET with an ultra-thin SiON gate dielectric
    Han, SU
    Kang, HS
    Kang, BK
    MICROELECTRONIC ENGINEERING, 2006, 83 (03) : 520 - 527
  • [7] Bias temperature instability in scaled p+ polysilicon gate p-MOSFET's
    Yamamoto, T
    Uwasawa, K
    Mogami, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (05) : 921 - 926
  • [8] New insight on negative bias temperature instability degradation with drain bias of 28 nm High-K Metal Gate p-MOSFET devices
    Liao, Miao
    Gan, Zhenghao
    MICROELECTRONICS RELIABILITY, 2014, 54 (11) : 2378 - 2382
  • [9] On the permanent component profiling of the negative bias temperature instability in p-MOSFET devices
    Djezzar, Boualem
    Tahi, Hakim
    Benabdelmoumene, Abdelmadjid
    Chenouf, Amel
    Goudjil, Mohamed
    Kribes, Youcef
    SOLID-STATE ELECTRONICS, 2015, 106 : 54 - 62