Dynamic Memory-Aware Task-Tree Scheduling

被引:7
|
作者
Aupy, Guillaume [1 ,2 ,3 ]
Brasseur, Clement [4 ]
Marchal, Loris [4 ]
机构
[1] Vanderbilt Univ, 221 Kirkland Hall, Nashville, TN 37235 USA
[2] INRIA, Rocquencourt, France
[3] Univ Bordeaux, Bordeaux, France
[4] Ecole Normale Super Lyon, CNRS, LIP, Lyon, France
关键词
scheduling; memory; tree;
D O I
10.1109/IPDPS.2017.58
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Factorizing sparse matrices using direct multi-frontal methods generates directed tree-shaped task graphs, where edges represent data dependency between tasks. This paper revisits the execution of tree-shaped task graphs using multiple processors that share a bounded memory. A task can only be executed if all its input and output data can fit into the memory. The key difficulty is to manage the order of the task executions so that we can achieve high parallelism while staying below the memory bound. In particular, because input data of unprocessed tasks must be kept in memory, a bad scheduling strategy might compromise the termination of the algorithm. In the single processor case, solutions that are guaranteed to be below a memory bound are known. The multi-processor case (when one tries to minimize the total completion time) has been shown to be NP-complete. We present in this paper a novel heuristic solution that has a low complexity and is guaranteed to complete the tree within a given memory bound. We compare our algorithm to state of the art strategies, and observe that on both actual execution trees and synthetic trees, we always perform better than these solutions, with average speedups between 1.25 and 1.45 on actual assembly trees. Moreover, we show that the overhead of our algorithm is negligible even on deep trees (10(5)), and would allow its runtime execution.
引用
收藏
页码:758 / 767
页数:10
相关论文
共 50 条
  • [21] Memory-aware Dynamic Voltage and Frequency Prediction for Portable Devices
    Liang, Wen-Yew
    Chen, Shih-Chang
    Chang, Yang-Lang
    Fang, Jyh-Perng
    [J]. RTCSA 2008: 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS - PROCEEDINGS, 2008, : 229 - +
  • [22] Memory-aware Scheduling for Complex Wired Networks with Iterative Graph Optimization
    Zhong, Shuzhang
    Li, Meng
    Liang, Yun
    Wang, Runsheng
    Huang, Ru
    [J]. 2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
  • [23] Memory-aware Partitioning, Scheduling, and Floorplanning for Partially Dynamically Reconfigurable Systems
    Ding, Bo
    Huang, Jinglei
    Xu, Qi
    Wang, Junpeng
    Chen, Song
    Kang, Yi
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2023, 28 (01)
  • [24] Memory-Aware Task Scheduling with Communication Overhead Minimization for Streaming Applications on Bus-Based Multiprocessor System-on-Chips
    Wang, Yi
    Shao, Zili
    Chan, Henry C. B.
    Liu, Duo
    Guan, Yong
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2014, 25 (07) : 1797 - 1807
  • [25] Memory-Aware Mapping and Scheduling of Tasks and Communications on Many-Core SoC
    Lee, Jinho
    Choi, Kiyoung
    [J]. 2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 419 - 424
  • [26] Memory-Aware Scheduling Parallel Real-Time Tasks for Multicore Systems
    Lei, Zhenyang
    Lei, Xiangdong
    Long, Jun
    [J]. INTERNATIONAL JOURNAL OF SOFTWARE ENGINEERING AND KNOWLEDGE ENGINEERING, 2021, 31 (04) : 613 - 634
  • [27] Energy Reduction in Consolidated Servers through Memory-Aware Virtual Machine Scheduling
    Jang, Jae-Wan
    Jeon, Myeongjae
    Kim, Hyo-Sil
    Jo, Heeseung
    Kim, Jin-Soo
    Maeng, Seungryoul
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2011, 60 (04) : 552 - 564
  • [28] Memory-Aware Sizing for In-Memory Databases
    Molka, Karsten
    Casale, Giuliano
    Molka, Thomas
    Moore, Laura
    [J]. 2014 IEEE NETWORK OPERATIONS AND MANAGEMENT SYMPOSIUM (NOMS), 2014,
  • [29] Memory-aware NoC exploration and design
    Dutt, Nikil
    [J]. 2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 970 - 971
  • [30] Local Memory-Aware Kernel Perforation
    Maier, Daniel
    Cosenza, Biagio
    Juurlink, Ben
    [J]. PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION (CGO'18), 2018, : 290 - 299