Optoelectronic Implementation of Compact and Power-efficient Recurrent Neural Networks

被引:0
|
作者
Ichikawa, Taisei [1 ]
Masuda, Yutaka [1 ]
Ishihara, Tohru [1 ]
Shinya, Akihiko [2 ]
Notomi, Masaya [2 ]
机构
[1] Nagoya Univ, Grad Sch Informat, Furo Cho,Chikusa Ku, Nagoya, Aichi, Japan
[2] NTT Nanophoton Ctr, Basic Res Labs, 3-1 Morinosato Wakamiya, Atsugi, Kanagawa, Japan
关键词
optical computing; neuromorphic computing; recurrent neural network;
D O I
10.1109/ISVLSI54635.2022.00087
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Optoelectronic implementation of artificial neural networks (ANNs) has been attracting significant attention due to its potential for low-power computation at the speed of light. Among the ANNs, adopting recurrent neural network (RNN) is a promising solution since it provides sufficient inference accuracy with a more compact structure than other ANNs. This paper proposes a novel optoelectronic architecture of RNN. The key idea is to implement the vector-matrix multiplication optically to exploit the speed of light and implement the activation and feedback electronically to exploit the controllability of electronics. The electronics part is composed of an electrical feedback circuit with a dynamic latch to synchronize the recurrent loops with a clock signal. Using a commercial optoelectronic circuit simulator, we confirm the correct behavior of the optoelectronic RNN. Experimental results obtained using TensorFlow show that the proposed optoelectronic RNN achieves more than 98% inference accuracy in image classification with a minimal footprint without sacrificing low-power and high-speed nature of light.
引用
收藏
页码:390 / 393
页数:4
相关论文
共 50 条
  • [31] Multidimensional Constellations for Power-Efficient and Flexible Optical Networks
    Leibrich, Jochen
    Rosenkranz, Werner
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2014, 26 (08) : 753 - 756
  • [32] On Power-Efficient Planning in Dynamic Small Cell Networks
    Maghsudi, Setareh
    Niyato, Dusit
    IEEE WIRELESS COMMUNICATIONS LETTERS, 2018, 7 (03) : 304 - 307
  • [33] Work-in-Progress: A Power-Efficient and High Performance FPGA Accelerator for Convolutional Neural Networks
    Gong, Lei
    Wang, Chao
    Li, Xi
    Chen, Huaping
    Zhou, Xuehai
    2017 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), 2017,
  • [34] Power-efficient gesture sensing for edge devices: mimicking fourier transforms with spiking neural networks
    Arsalan, Muhammad
    Santra, Avik
    Issakov, Vadim
    APPLIED INTELLIGENCE, 2023, 53 (12) : 15147 - 15162
  • [35] Power-efficient gesture sensing for edge devices: mimicking fourier transforms with spiking neural networks
    Muhammad Arsalan
    Avik Santra
    Vadim Issakov
    Applied Intelligence, 2023, 53 : 15147 - 15162
  • [36] GPEB: Power-Efficient Geographic Broadcasting in Sensor Networks
    Wu, Shibo
    Candan, K. Selcuk
    2008 FIFTH IEEE INTERNATIONAL CONFERENCE ON MOBILE AD-HOC AND SENSOR SYSTEMS, VOLS 1 AND 2, 2008, : 571 - 576
  • [37] A scalable, power-efficient broadcast algorithm for wireless networks
    Li, Ning
    Hou, Jennifer C.
    WIRELESS NETWORKS, 2006, 12 (04) : 495 - 509
  • [38] Power-Efficient Epidemic Information Dissemination in Sensor Networks
    Garbinato, Benoit
    Rochat, Denis
    Tomassini, Marco
    WORKSHOP ON BIO-INSPIRED ALGORITHMS FOR DISTRIBUTED SYSTEMS - BADS 2009, 2009, : 69 - 76
  • [39] Power-Efficient VLSI Implementation of A Feature Extraction Engine for Spike Sorting in Neural Recording and Signal Processing
    Wu, Tong
    Yang, Zhi
    2014 13TH INTERNATIONAL CONFERENCE ON CONTROL AUTOMATION ROBOTICS & VISION (ICARCV), 2014, : 7 - 12
  • [40] Fast and Power-Efficient Hardware Implementation of a Routing scheme for WSNs
    Mplemenos, Georgios-Grigorios
    Papaefstathiou, Ioannis
    2012 IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE (WCNC), 2012, : 1710 - 1714