Design and implementation of IP data reassembly processor for multimedia STB

被引：1
|
作者：
Kim, Won-Ho [1 ]
Kim, Ho-Kyom [2 ]
机构：
[1] Kongju Natl Univ, Dept Elect & Elect Engn, Cheonan 330717, Chungnam, South Korea
[2] Elect & Telecommun Res Inst, Taejon 305700, South Korea
来源：
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS | 2008年 / 54卷 / 03期
关键词：
multimedia STB; IP data reassembly; satellite multimedia communication system; DVB-RCS;
D O I：
10.1109/TCE.2008.4637630
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper describes hardware-based IP data reassembly processor for multimedia STB (Set-Top-Box) compatible with DVB-RCS. The conventional IP reassembly scheme is based on software Processing of multimedia STB. As the transmission rate increases in order to support the broadband multimedia data services, the CPU load of multimedia STB is increased and reassembly performance is degraded. To Provide smooth and flexible broadband multimedia data services, we proposed hardware based high speed reassembly processor. It has been tested and confirmed to meet required functions and performances.(1).
引用
收藏
页码：1378 / 1382
页数：5
相关论文
共 50 条
  • [21] A new quantized DCT and its implementation on multimedia processor
    Chan, MY
    Kok, CW
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 949 - 952
  • [22] Design of Image Data Compression IP Core Based on Processor Local Bus
    Xu, Xiaodong
    Zhou, Yiqi
    2010 2ND INTERNATIONAL WORKSHOP ON DATABASE TECHNOLOGY AND APPLICATIONS PROCEEDINGS (DBTA), 2010,
  • [23] SoC IP design for Multimedia and Communications
    Sunwoo, MH
    Baek, JH
    Lee, JH
    Yun, SH
    2005 EMERGING INFORMATION TECHNOLOGY CONFERENCE (EITC), 2005, : 17 - 18
  • [24] Design of a multimedia processor based on metrics computation
    Ben Amor, N
    Le Moullec, Y
    Diguet, JP
    Philippe, JL
    Abid, M
    ADVANCES IN ENGINEERING SOFTWARE, 2005, 36 (07) : 448 - 458
  • [25] Design of reconfigurable array processor for multimedia application
    Zhu Yun
    Lin Jiang
    Shuai Wang
    Xingjie Huang
    Hui Song
    Xueting Li
    Multimedia Tools and Applications, 2018, 77 : 3639 - 3657
  • [26] How multimedia workloads will change processor design
    Diefendorff, K
    Dubey, PK
    COMPUTER, 1997, 30 (09) : 43 - &
  • [27] Design of reconfigurable array processor for multimedia application
    Yun, Zhu
    Jiang, Lin
    Wang, Shuai
    Huang, Xingjie
    Song, Hui
    Li, Xueting
    MULTIMEDIA TOOLS AND APPLICATIONS, 2018, 77 (03) : 3639 - 3657
  • [28] The Design of SIMD Controllers for a Polymorphous Multimedia Processor
    Pu, Lin
    Li, Tao
    Yi, Xueyuan
    Han, Jungang
    PROCEEDINGS OF 3RD INTERNATIONAL CONFERENCE ON MULTIMEDIA TECHNOLOGY (ICMT-13), 2013, 84 : 366 - 373
  • [29] The design and implementation of a corporate householding knowledge processor to improve data quality
    Madnick, S
    Wang, R
    Xian, X
    JOURNAL OF MANAGEMENT INFORMATION SYSTEMS, 2003, 20 (03) : 41 - 69
  • [30] VLSI implementation of the high performance data path design in VLIW processor
    Yang, Yan
    Hou, Chao-Huan
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2003, 31 (11): : 1667 - 1670
12345