Design and implementation of IP data reassembly processor for multimedia STB

被引:1
|
作者
Kim, Won-Ho [1 ]
Kim, Ho-Kyom [2 ]
机构
[1] Kongju Natl Univ, Dept Elect & Elect Engn, Cheonan 330717, Chungnam, South Korea
[2] Elect & Telecommun Res Inst, Taejon 305700, South Korea
关键词
multimedia STB; IP data reassembly; satellite multimedia communication system; DVB-RCS;
D O I
10.1109/TCE.2008.4637630
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes hardware-based IP data reassembly processor for multimedia STB (Set-Top-Box) compatible with DVB-RCS. The conventional IP reassembly scheme is based on software Processing of multimedia STB. As the transmission rate increases in order to support the broadband multimedia data services, the CPU load of multimedia STB is increased and reassembly performance is degraded. To Provide smooth and flexible broadband multimedia data services, we proposed hardware based high speed reassembly processor. It has been tested and confirmed to meet required functions and performances.(1).
引用
收藏
页码:1378 / 1382
页数:5
相关论文
共 50 条
  • [1] Design and implementation of a scalable multimedia processor
    Dassatti, A
    Martina, M
    Masera, G
    Molino, A
    Piccinini, G
    Vacca, F
    Zamboni, M
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 89 - 92
  • [2] Design and Implementation of STB Based Intelligent Multimedia Publication System
    Li, Xuan
    Lin, Lixin
    Liu, Xin
    Ye, Dejian
    Dai, Weihui
    THIRD INTERNATIONAL SYMPOSIUM ON ELECTRONIC COMMERCE AND SECURITY WORKSHOPS (ISECS 2010), 2010, : 132 - 135
  • [3] Router Design and Implementation for a Polymorphic Multimedia Processor
    Yang, Ting
    Li, Tao
    Wang, Ya-Gang
    Qian, Bo-Wen
    Liu, Yu-Rong
    PROCEEDINGS OF 3RD INTERNATIONAL CONFERENCE ON MULTIMEDIA TECHNOLOGY (ICMT-13), 2013, 84 : 1292 - 1300
  • [4] Design and Implementation of Reconfigurable Stream Processor in Multimedia Applications
    Xiao, Yu
    Liu, Leibo
    Wei, ShaoJun
    2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEM, 2008, : 1510 - 1514
  • [5] Design and Implementation of the Multimedia Operation Mechanism for Responsive Multithreaded Processor
    Itou, Tsutomu
    Yamasaki, Nobuyuki
    JOURNAL OF ROBOTICS AND MECHATRONICS, 2005, 17 (04) : 456 - 462
  • [6] MULTIMEDIA AND THE DATA PROCESSOR
    RYAN, HW
    INFORMATION SYSTEMS MANAGEMENT, 1995, 12 (03) : 73 - 75
  • [7] Design and Hardware Implementation of QoSS-AES Processor for Multimedia applications
    Medien, Zeghid
    Machhout, Mohsen
    Bouallegue, Belgacem
    Khriji, Lazhar
    Baganne, Adel
    Tourki, Rached
    TRANSACTIONS ON DATA PRIVACY, 2010, 3 (01) : 43 - 64
  • [8] Design and Implementation of Versatile Live Multimedia Streaming for IP Network Camera
    Pham Van Phuoc
    Chung, Sun-Tae
    Kang, HoSeok
    Cho, Seongwon
    Lee, Keeseong
    Seol, Tae In
    2013 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2013, : 525 - 530
  • [9] Design and implementation of a distributed service invocation function for the IP multimedia subsystem
    Chiang, Wei-Kuo
    Chang, Kai-Shun
    COMPUTER COMMUNICATIONS, 2011, 34 (09) : 1112 - 1124
  • [10] Design and Implementation of Advanced Multimedia Conferencing Applications in the 3GPP IP Multimedia Subsystem
    Belqasmi, Fatna
    Fu, Chunyan
    Alrubaye, Mohammed
    Glitho, Roch
    IEEE COMMUNICATIONS MAGAZINE, 2009, 47 (11) : 156 - 163