Moldless encapsulation for LED wafer level packaging using integrated DRIE trenches

被引:21
|
作者
Zhang, Rong [1 ]
Lee, S. W. Ricky [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Ctr Adv Microsyst Packaging, Kowloon, Hong Kong, Peoples R China
关键词
WHITE-LIGHT ILLUMINATION; EMITTING DIODE;
D O I
10.1016/j.microrel.2012.01.007
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper demonstrates a LED wafer level packaging process which employs the glob-top dispensing technique for encapsulation. The process utilizes the constraint effect introduced by the trenches to limit the spreading of encapsulant. This enables the geometry control of encapsulation. Several design and process parameters have been investigated. The study has considered the effect of the trench patterns. A 4-in, silicon wafer is fabricated with a pattern etched by the DRIE process. It serves as a substrate for an LED array employed in the present study. Using the wafer substrate and the glop-top dispensing technique, wafer level LED packaging incorporated with a moldless encapsulation process is realized. (C) 2012 Elsevier Ltd. All rights reserved.
引用
收藏
页码:922 / 932
页数:11
相关论文
共 50 条
  • [21] Glass frit bonding: an universal technology for wafer level encapsulation and packaging
    Roy Knechtel
    Microsystem Technologies, 2005, 12 : 63 - 68
  • [22] Development of wafer level packaging for integrated passive devices
    Wijeyesekera, S
    Patel, N
    Bolton, DH
    Chang, P
    Clearfield, HM
    1999 INTERNATIONAL CONFERENCE ON HIGH DENSITY PACKAGING AND MCMS, PROCEEDINGS, 1999, 3830 : 450 - 454
  • [23] Reverse Wire Bonding and Phosphor Printing for LED Wafer Level Packaging
    Lo, Jeffery C. C.
    Lee, S. W. Ricky
    Zhang, Rong
    Li, Mei
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1814 - 1818
  • [24] Suspended of high-Q integrated inductors using wafer level packaging technologies
    Han, Mei
    Luo, Le
    Wang, Shuangfu
    Wang, Tianxi
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 648 - 650
  • [25] Fabrication of application specific integrated passive devices using wafer level packaging technologies
    Zoschke, Kai
    Wolf, M. Juergen
    Toepper, Michael
    Ehrmann, Oswin
    Kaletta, Katrin
    Schmueckle, Franz-Josef
    Reichl, Herbert
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (03): : 359 - 368
  • [26] Fabrication of application specific integrated passive devices using wafer level packaging technologies
    Zoschke, K
    Wolf, J
    Töpper, M
    Ehrmann, O
    Fritzsch, T
    Scherpinski, K
    Reichl, H
    Schmücklel, FJ
    55th Electronic Components & Technology Conference, Vols 1 and 2, 2005 Proceedings, 2005, : 1594 - 1601
  • [28] Wafer Level Encapsulation Techniques for a MEMS Microreactor with Integrated Heat Exchanger
    Santagata, F.
    Mele, L.
    Mihailovic, M.
    Morana, B.
    Creemer, J. F.
    Sarro, P. M.
    2009 IEEE SENSORS, VOLS 1-3, 2009, : 799 - 802
  • [29] MEMS Wafer-Level Packaging Technology Using LTCC Wafer
    Mohri, Mamoru
    Esashi, Masayoshi
    Tanaka, Shuji
    ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2014, 97 (09) : 246 - U8
  • [30] A Novel Molding Process for Wafer Level LED Packaging Using Uniform Micro Glass Bubble Arrays
    Zou, Yu
    Shang, Jintang
    Ji, Yu
    Zhang, Li
    Lai, Chiming
    Chen, Dong
    Chen, Kim-Hui
    Wong, Ching-Ping
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 2299 - 2302