Moldless encapsulation for LED wafer level packaging using integrated DRIE trenches

被引:21
|
作者
Zhang, Rong [1 ]
Lee, S. W. Ricky [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Ctr Adv Microsyst Packaging, Kowloon, Hong Kong, Peoples R China
关键词
WHITE-LIGHT ILLUMINATION; EMITTING DIODE;
D O I
10.1016/j.microrel.2012.01.007
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper demonstrates a LED wafer level packaging process which employs the glob-top dispensing technique for encapsulation. The process utilizes the constraint effect introduced by the trenches to limit the spreading of encapsulant. This enables the geometry control of encapsulation. Several design and process parameters have been investigated. The study has considered the effect of the trench patterns. A 4-in, silicon wafer is fabricated with a pattern etched by the DRIE process. It serves as a substrate for an LED array employed in the present study. Using the wafer substrate and the glop-top dispensing technique, wafer level LED packaging incorporated with a moldless encapsulation process is realized. (C) 2012 Elsevier Ltd. All rights reserved.
引用
收藏
页码:922 / 932
页数:11
相关论文
共 50 条
  • [1] Wafer Level LED Packaging with Integrated DRIE Trenches for Encapsulation
    Zhang, Rong
    Lee, S. W. Ricky
    2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 503 - 508
  • [2] Wafer level encapsulation process for LED array packaging
    Zhang, Rong
    Lee, Shi-Wei Ricky
    2007 INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING, 2007, : 235 - 242
  • [3] DRIE from MEMS to wafer-level packaging
    Lea, Leslie M.
    Short, Carolyn L.
    SOLID STATE TECHNOLOGY, 2007, 50 (12) : 58 - 60
  • [4] Encapsulation Challenges for Wafer Level Packaging
    Kuah, Eric T. H.
    Hao, J. Y.
    Ding, J. P.
    Li, Q. F.
    Chan, W. L.
    Ho, S. C.
    Huang, H. M.
    Jiang, Y. J.
    2009 EUROPEAN MICROELECTRONICS AND PACKAGING CONFERENCE (EMPC 2009), VOLS 1 AND 2, 2009, : 581 - +
  • [5] Encapsulation Challenges for Wafer Level Packaging
    Eric, Kuah T. H.
    Hao, J. Y.
    Ding, J. P.
    Li, Q. F.
    Chan, W. L.
    Ho, S. C.
    Huang, H. M.
    Jiang, Y. J.
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 903 - +
  • [6] Emerging trend for LED wafer level packaging
    Lee, S. W. Ricky
    Zhang, Rong
    Chen, K.
    Lo, Jeffery C. C.
    FRONTIERS OF OPTOELECTRONICS, 2012, 5 (02) : 119 - 126
  • [7] Emerging trend for LED wafer level packaging
    SWRicky LEE
    Rong ZHANG
    KCHEN
    Jeffery CCLO
    Frontiers of Optoelectronics, 2012, 5 (02) : 119 - 126
  • [8] Wafer level packaging for hermetical encapsulation of MEMS resonators
    Manier, Charles-Alix
    Zoschke, Kai
    Oppermann, Hermann
    Ruffieux, David
    Piazza, Silvio Dalla
    Suni, Tommi
    Dekker, James
    Allegato, Giorgio
    2015 SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS (DTIP), 2015,
  • [9] A Wafer Level Approach for LED Packaging using TSV Last Technology
    Volpert, M.
    Soulier, B.
    Borel, S.
    Ait-Mani, N.
    Gaugiran, S.
    Gasse, A.
    Henry, D.
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 1102 - 1108
  • [10] Wafer level bonding for LED packaging using six sigma methodology
    Park, Ji Hyun
    Lee, Sung Jun
    Choi, Seog Moon
    ADVANCES IN NANOMATERIALS AND PROCESSING, PTS 1 AND 2, 2007, 124-126 : 519 - +