System Level Performance Analysis and Optimization for The Adaptive Clocking based Multi-Core Processor

被引:0
|
作者
Kim, Byung Su [1 ]
Yang, Joon-Sung [2 ]
机构
[1] Samsung Elect, Design Technol Team, Foundry, Suwon, South Korea
[2] Sungkyunkwan Univ, Dept Semicond Syst Engn, Suwon, South Korea
基金
新加坡国家研究基金会;
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A supply voltage droop, temperature variation and aging effects can generate timing failures during operation. Various adaptive clocking methods have been introduced to resolve the problems. They use a tunable clock to avoid the timing failures rather than using wide design guard bands. However, the system performance analysis becomes complicated in a multi-core system with the adaptive clocking method. In this paper, a queueing theory based system level performance model is proposed to estimate an average response time and power by a closed form equation. Furthermore, for multi-core system with the adaptive clocking, an optimal job scheduling method using the inequality of arithmetic and geometric means is proposed. The proposed optimal job scheduling method relieves a system performance degradation arising from the adaptive clocking. The proposed performance model can analyze the system level performance within similar to 3% error compared with a JMT system simulation tool. Experimental results also show that the proposed job scheduling method can obtain a significant performance enhancement than the conventional round-robin method.
引用
收藏
页码:458 / 463
页数:6
相关论文
共 50 条
  • [21] Research on Multi-Core Processor Analysis for WCET Estimation
    LUO Haoran
    HU Shuisong
    WANG Wenyong
    TANG Yuke
    ZHOU Junwei
    ZTE Communications, 2024, 22 (01) : 87 - 94
  • [22] Voltage Regulator Thermal Matrix based Thread Allocation Optimization for a Multi-Core Processor
    Abegaz, B.
    Kueber, J.
    2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRO INFORMATION TECHNOLOGY (EIT), 2019,
  • [23] The Optimization and Application of DDR Controller Based on Multi-Core System
    Zou, Hui-Hui
    Ma, Pei-Jun
    Shi, Jiang-Yi
    Li, Kang
    Di, Zhi-Xiong
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 844 - 846
  • [24] A heterogeneous multi-core processor architecture for high performance computing
    Guo, Jianjun
    Dai, Kui
    Wang, Zhiying
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2006, 4186 : 359 - 365
  • [25] Hierarchical Memory System Design for a Heterogeneous Multi-core Processor
    Guo, Jianjun
    Lai, Mingche
    Pang, Zhengyuan
    Huang, Libo
    Chen, Fangyuan
    Dai, Kui
    Wang, Zhiying
    APPLIED COMPUTING 2008, VOLS 1-3, 2008, : 1504 - 1508
  • [26] Heterogeneous Multi-Core System, synchronized by a Petri Processor on FPGA
    Pereyra, M.
    Gallia, N.
    Alasia, M.
    Micolini, O.
    IEEE LATIN AMERICA TRANSACTIONS, 2013, 11 (01) : 218 - 223
  • [27] Instruction level energy model for the Adapteva Epiphany multi-core processor
    Ortiz, Gabriel
    Svensson, Lars
    Alveflo, Erik
    Larsson-Edefors, Per
    ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2017, 2017, : 380 - 384
  • [28] Data driven multi-core processor
    Bi, Z. (zhuo.bi@shu.edu.cn), 1600, Shanghai Jiaotong University (47):
  • [29] Slice Partition and Optimization Compilation Algorithm for Dataflow Multi-core Processor
    Zhang, Biying
    Fu, Zhongchuan
    Wang, Yan
    Cui, Gang
    ADVANCES IN ELECTRONIC COMMERCE, WEB APPLICATION AND COMMUNICATION, VOL 2, 2012, 149 : 581 - 587
  • [30] Analysis of COMSOL Multiphysics Parallel Performance on a multi-core system
    Ionescu, Valeriu Manuel
    Cazacu, Dumitru
    2016 INTERNATIONAL CONFERENCE ON APPLIED AND THEORETICAL ELECTRICITY (ICATE), 2016,