A single-chip universal digital satellite receiver with 480-MHz IF input

被引:5
|
作者
Kwentus, AY [1 ]
Pai, P [1 ]
Jaffe, S [1 ]
Gomez, R [1 ]
Tsai, S [1 ]
Kwan, T [1 ]
Hung, HT [1 ]
Shin, YJ [1 ]
Hue, V [1 ]
Cheung, D [1 ]
Khan, RA [1 ]
Ward, CM [1 ]
Ku, MK [1 ]
Choi, K [1 ]
Searle, J [1 ]
Bult, K [1 ]
Cameron, K [1 ]
Demas, J [1 ]
Reames, C [1 ]
Samueli, H [1 ]
机构
[1] Broadcom Corp, Irvine, CA 92618 USA
关键词
Analog to digital conversion - CMOS integrated circuits - Data communication systems - Decoding - Demodulation - Digital filters - Error analysis - Error correction - Microprocessor chips - Quadrature phase shift keying - Signal receivers - Timing circuits;
D O I
10.1109/4.799874
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a complete single-chip universal digital satellite receiver supporting all current DBS system standards. The mired-signal device accepts a modulated data stream at up to 90 Mbps and delivers a demodulated, error-corrected output data stream. The IC features an analog front end with 480-MHz intermediate-frequency downconversion and dual 8-bit analog-to-digital converters, an all-digital BPSK/QPSK/OQPSK variable-rate receiver supporting 1-45-MBaud operation with phase/frequency recovery, variable-rate digital filters, square-root Nyquist matched filters, acquisition and tracking loops, and a DVB/DSS/DigiCipher I/II-compliant concatenated Viterbi/Reed-Solomon forward error correction decoder with on-chip deinterleaver RAM. All required clocks are generated on chip from a single reference crystal. The chip contains 1.2 million transistors in a die area of 22 mm(2) and was implemented in a single-poly 0.35-mu m CMOS process with four layers of metal.
引用
收藏
页码:1634 / 1646
页数:13
相关论文
共 50 条
  • [1] A CMOS single-chip direct conversion satellite receiver for digital broadcasting system
    Kim, BE
    Kim, SY
    Lee, TJ
    Lim, JK
    Kim, YJ
    Jeong, MS
    Kim, K
    Kim, SU
    Park, SH
    Ko, BK
    2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, : 238 - 241
  • [2] Single-chip receiver takes your link to 900 MHz
    Schweber, B
    EDN, 1999, 44 (11) : 22 - 22
  • [4] A 20MHZ SINGLE-CHIP DIGITAL CORRELATOR
    ELDON, J
    ELECTRONIC ENGINEERING, 1981, 53 (649): : 41 - &
  • [5] A single-chip universal burst receiver for cable modem/digital cable-TV applications
    Lu, F
    Min, J
    Liu, S
    Cameron, K
    Jones, C
    Lee, O
    Li, J
    Buchwald, A
    Jantzi, S
    Ward, C
    Choi, K
    Searle, J
    Samueli, H
    PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 311 - 314
  • [6] Partitioning analog and digital processing in a single-chip GPS receiver
    Reader, S
    Namgoong, W
    Meng, T
    1998 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS-SIPS 98: DESIGN AND IMPLEMENTATION, 1998, : 253 - 259
  • [7] Single-chip receiver coming
    不详
    COMPUTER DESIGN, 1998, 37 (01): : 94 - 94
  • [8] An ultralow power single-chip CMOS 900 MHz receiver for wireless paging
    Darabi, H
    Abidi, AA
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 213 - 216
  • [9] Low cost 900MHz single-chip cordless telephone receiver
    Lovelace, D
    Bader, S
    Coffing, D
    Durec, J
    Hester, R
    Huehne, K
    Main, E
    Ovalle, P
    Randol, M
    Tang, R
    Welty, D
    Williams, R
    Wortel, K
    2000 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2000, : 87 - 90