An optoelectronic design of the simultaneous optical multiprocessor exchange bus (SOME-Bus)

被引:0
|
作者
Lindquist, RG
Kulick, J
Cohen, WE
Gaede, RK
Wells, BE
Abushagur, M
Shen, D
Katsinis, C
Kowel, ST
机构
关键词
D O I
10.1117/12.271101
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Low latency, high bandwidth interconnection networks that directly link arbitrary pairs of processing elements without contention are very desirable for parallel computers. The Simultaneous Optical Multiprocessor Exchange Bus (SOME-Bus) based on a fiber optic interconnect is such a network. The SOME-Bus provides a dedicated channel for each processor for data output and thus eliminates global arbitration. Each processor can receive data simultaneously from all other processors in the system using an array of receivers. The architecture allow for simultaneous multicast and broadcast messages using several processors with zero setup time and no global scheduling.
引用
收藏
页码:303 / 312
页数:10
相关论文
共 50 条
  • [1] The architecture and performance of the Simultaneous Optical Multiprocessor Exchange interconnection network (SOME-Bus)
    Katsinis, C
    Cohen, W
    Gaede, R
    Kulick, J
    INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-III, PROCEEDINGS, 1997, : 1391 - 1399
  • [2] Merging, sorting and matrix operations on the SOME-Bus multiprocessor architecture
    Katsinis, C
    FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2004, 20 (04): : 643 - 661
  • [3] Distributed-shared-memory support on the simultaneous optical multiprocessor exchange bus
    Katsinis, C
    SIXTH INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, PROCEEDINGS, 1998, : 192 - 197
  • [4] Key messaging on SOME-Bus clusters
    Zhu, M
    Katsinis, C
    Cai, WT
    Lee, BS
    PARALLEL COMPUTING, 2004, 30 (08) : 947 - 971
  • [5] BUS ARBITER STREAMLINES MULTIPROCESSOR DESIGN
    NADIR, J
    MCCORMICK, B
    COMPUTER DESIGN, 1980, 19 (06): : 103 - 109
  • [6] Global bus design of a bus-based COMA multiprocessor DICE
    Lee, GH
    Quattlebaum, B
    Cho, SY
    Kinney, L
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 231 - 240
  • [7] OPTICAL INTERCONNECTION FOR MULTIPROCESSOR COMPUTER BUS SYSTEMS
    STUCKY, O
    SHOEMAKER, RL
    MANNER, R
    BARTELS, PH
    OPTICAL ENGINEERING, 1989, 28 (11) : 1185 - 1192
  • [8] Performance analysis and simulation of the SOME-Bus architecture using message passing
    Katsinis, C
    7TH INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATIONS AND NETWORKS - PROCEEDINGS, 1998, : 68 - 72
  • [9] Automated bus generation for multiprocessor SoC design
    Ryu, KK
    Mooney, VJ
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 282 - 287
  • [10] Automated bus generation for multiprocessor SoC design
    Ryu, KK
    Mooney, VJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (11) : 1531 - 1549