WESCO: Weight-encoded Reliability and Security Co-design for In-memory Computing Systems

被引:3
|
作者
Zhang, Jiangwei [1 ]
Wang, Chong [1 ]
Cai, Yi [1 ]
Zhu, Zhenhua [1 ]
Kline, Donald, Jr. [2 ]
Yang, Huazhong [1 ]
Wang, Yu [1 ]
机构
[1] Tsinghua Univ, Dept Elect Engn, Beijing, Peoples R China
[2] Intel Corp, Hillsboro, OR USA
来源
2022 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2022) | 2022年
基金
中国国家自然科学基金;
关键词
DNN; Non-volatile memory (NVM); In-memory computing; Reliability; Security; Fault-Tolerance;
D O I
10.1109/ISVLSI54635.2022.00065
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Non-volatile memory (NVM) based in-memory computing (IMC) systems can avoid expensive data movement by implementing matrix-vector-multiplication calculations in memory, significantly reducing the power consumption and memory bandwidth requirements of deep neural networks (DNNs). Due to the non-volatility and the limited endurance of NVM devices, the system is ideal for low-power and retrain-free applications. However, NVM devices have reliability problems caused by device faults and data security risks due to non-volatility, making the system unreliable and unsecure. We observe that the impact of high-bit faults (HBFs) of quantized weights is far greater than low-bit faults (LBFs) on the classification accuracy of DNNs. Leveraging this observation, this paper proposes a lightweight and efficient co-design of reliability and security for retrain-free IMC systems, called WESCO, that can simultaneously tolerate faults and obfuscate the network. The weight matrices are encoded in row level by swapping the HBFs into LBFs to reduce the impact of faults on network accuracy without retraining; meanwhile, the implementation of our HBF and LBF swapping simultaneously obfuscates the network, so that the models cannot be accurately extracted from the stolen weights. The experimental results demonstrate WESCO can restore the classification accuracy of the DNN models to the baseline level at high fault rate of 5E-3 with a low area overhead of 1.17%, and limit the possibility of attackers stealing the model to infeasible brute force attacks.
引用
收藏
页码:296 / 301
页数:6
相关论文
共 50 条
  • [31] Hyperdimensional Computing with 3D VRRAM In-Memory Kernels: Device-Architecture Co-Design for Energy-Efficient, Error-Resilient Language Recognition
    Li, Haitong
    Wu, Tony F.
    Rahimi, Abbas
    Li, Kai-Shin
    Rusch, Miles
    Lin, Chang-Hsien
    Hsu, Juo-Luen
    Sabry, Mohamed M.
    Eryilmaz, S. Burc
    Sohn, Joon
    Chiu, Wen-Cheng
    Chen, Min-Cheng
    Wu, Tsung-Ta
    Shieh, Jia-Min
    Yeh, Wen-Kuan
    Rabaey, Jan M.
    Mitra, Subhasish
    Wong, H. -S. Philip
    2016 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2016,
  • [32] Memory-Aware Design Space Exploration for Reliability Evaluation in Computing Systems
    Kooli, Maha
    Di Natale, Giorgio
    Bosio, Alberto
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2019, 35 (02): : 145 - 162
  • [33] Memory-Aware Design Space Exploration for Reliability Evaluation in Computing Systems
    Maha Kooli
    Giorgio Di Natale
    Alberto Bosio
    Journal of Electronic Testing, 2019, 35 : 145 - 162
  • [34] Fundamentals of Physical Computing: Determining Key Concepts in Embedded Systems and Hardware/Software Co-Design
    Przybylla, Mareen
    Grillenberger, Andreas
    PROCEEDINGS OF THE 16TH WORKSHOP IN PRIMARY AND SECONDARY COMPUTING EDUCATION, WIPSCE 2021, 2021,
  • [35] SpinBayes: Algorithm-Hardware Co-Design for Uncertainty Estimation Using Bayesian In-Memory Approximation on Spintronic-Based Architectures
    Ahmed, Soyed Tuhin
    Danouchi, Kamal
    Hefenbrock, Michael
    Prenat, Guillaume
    Anghel, Lorena
    Tahoori, Mehdi B.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2023, 22 (05)
  • [36] Co-Design Techniques for Distributed Real-Time Embedded Systems with Communication Security Constraints
    Jiang, Ke
    Eles, Petru
    Peng, Zebo
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 947 - 952
  • [37] Toward a Performance/Resilience Tool for Hardware/Software Co-Design of High-Performance Computing Systems
    Engelmann, Christian
    Naughton, Thomas
    2013 42ND ANNUAL INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING (ICPP), 2013, : 960 - 969
  • [38] RC-NVM: Recovery-Aware Reliability-Security Co-Design for Non-Volatile Memories
    Abu Zubair, Kazi
    Abdullah, Rahaf
    Mohaisen, David
    Awad, Amro
    IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2024, 21 (04) : 1817 - 1830
  • [39] LSAC: A Low-Power Adder Tree for Digital Computing-in-Memory by Sparsity and Approximate Circuits Co-Design
    He, Chaojie
    Wang, Zi
    Xiang, Feibin
    Dai, Zhuoyu
    He, Yifan
    Yue, Jinshan
    Liu, Yongpan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (02) : 852 - 856
  • [40] UML-based hardware/software co-design platform for dynamically partially reconfigurable network security systems
    Huang, Chun-Hsian
    Hsiung, Pao-Ann
    Shen, Jih-Sheng
    JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (2-3) : 88 - 102