WESCO: Weight-encoded Reliability and Security Co-design for In-memory Computing Systems

被引:3
|
作者
Zhang, Jiangwei [1 ]
Wang, Chong [1 ]
Cai, Yi [1 ]
Zhu, Zhenhua [1 ]
Kline, Donald, Jr. [2 ]
Yang, Huazhong [1 ]
Wang, Yu [1 ]
机构
[1] Tsinghua Univ, Dept Elect Engn, Beijing, Peoples R China
[2] Intel Corp, Hillsboro, OR USA
基金
中国国家自然科学基金;
关键词
DNN; Non-volatile memory (NVM); In-memory computing; Reliability; Security; Fault-Tolerance;
D O I
10.1109/ISVLSI54635.2022.00065
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Non-volatile memory (NVM) based in-memory computing (IMC) systems can avoid expensive data movement by implementing matrix-vector-multiplication calculations in memory, significantly reducing the power consumption and memory bandwidth requirements of deep neural networks (DNNs). Due to the non-volatility and the limited endurance of NVM devices, the system is ideal for low-power and retrain-free applications. However, NVM devices have reliability problems caused by device faults and data security risks due to non-volatility, making the system unreliable and unsecure. We observe that the impact of high-bit faults (HBFs) of quantized weights is far greater than low-bit faults (LBFs) on the classification accuracy of DNNs. Leveraging this observation, this paper proposes a lightweight and efficient co-design of reliability and security for retrain-free IMC systems, called WESCO, that can simultaneously tolerate faults and obfuscate the network. The weight matrices are encoded in row level by swapping the HBFs into LBFs to reduce the impact of faults on network accuracy without retraining; meanwhile, the implementation of our HBF and LBF swapping simultaneously obfuscates the network, so that the models cannot be accurately extracted from the stolen weights. The experimental results demonstrate WESCO can restore the classification accuracy of the DNN models to the baseline level at high fault rate of 5E-3 with a low area overhead of 1.17%, and limit the possibility of attackers stealing the model to infeasible brute force attacks.
引用
收藏
页码:296 / 301
页数:6
相关论文
共 50 条
  • [1] Technology/Algorithm Co-design for Robust Brain-inspired Hyperdimensional In-memory Computing
    Genssler, Paul R.
    Amrouch, Hussam
    FIFTY-SEVENTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, IEEECONF, 2023, : 280 - 280
  • [2] A hardware/software co-design methodology for in-memory processors
    Yantir, Hasan Erdem
    Eltawil, Ahmed M.
    Salama, Khaled N.
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2022, 161 : 63 - 71
  • [3] Algorithm/Hardware Co-Design for In-Memory Neural Network Computing with Minimal Peripheral Circuit Overhead
    Kim, Hyungjun
    Kim, Yulhwa
    Ryu, Sungju
    Kim, Jae-Joon
    PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
  • [4] Hardware/Software Co-Design With ADC-Less In-Memory Computing Hardware for Spiking Neural Networks
    Apolinario, Marco Paul E.
    Kosta, Adarsh Kumar
    Saxena, Utkarsh
    Roy, Kaushik
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2024, 12 (01) : 35 - 47
  • [5] Co-design In High Performance Computing Systems
    Moreno, Jaime H.
    Wen, Sophia
    2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
  • [6] Optimizing hardware-software co-design based on non-ideality in memristor crossbars for in-memory computing
    Jiang, Pinfeng
    Song, Danzhe
    Huang, Menghua
    Yang, Fan
    Wang, Letian
    Liu, Pan
    Miao, Xiangshui
    Wang, Xingsheng
    SCIENCE CHINA-INFORMATION SCIENCES, 2025, 68 (02)
  • [7] Optimizing hardware-software co-design based on non-ideality in memristor crossbars for in-memory computing
    Pinfeng JIANG
    Danzhe SONG
    Menghua HUANG
    Fan YANG
    Letian WANG
    Pan LIU
    Xiangshui MIAO
    Xingsheng WANG
    Science China(Information Sciences), 2025, 68 (02) : 354 - 369
  • [8] Hardware-Software Co-Design of an In-Memory Transformer Network Accelerator
    Laguna, Ann Franchesca
    Sharifi, Mohammed Mehdi
    Kazemi, Arman
    Yin, Xunzhao
    Niemier, Michael
    Hu, X. Sharon
    FRONTIERS IN ELECTRONICS, 2022, 3
  • [9] HW/SW Co-Design for Reliable TCAM- Based In-Memory Brain-Inspired Hyperdimensional Computing
    Thomann, Simon
    Genssler, Paul R.
    Amrouch, Hussam
    IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (08) : 2404 - 2417
  • [10] Co-design of DNN Model Optimization for Binary ReRAM Array In-memory Processing
    Guan, Yue
    Ohsawa, Takashi
    2019 IEEE 11TH INTERNATIONAL MEMORY WORKSHOP (IMW 2019), 2019, : 32 - 35