Memory Usage Optimizations for Online Event Analysis

被引:0
|
作者
Hilbrich, Tobias [1 ]
Protze, Joachim [2 ,3 ]
Wagner, Michael [1 ]
Mueller, Matthias S. [2 ,3 ]
Schulz, Martin [4 ]
de Supinski, Bronis R. [4 ]
Nagel, Wolfgang E. [1 ]
机构
[1] Tech Univ Dresden, D-01062 Dresden, Germany
[2] Rhein Westfal TH Aachen, D-52056 Aachen, Germany
[3] JARA High Performance Comp, D-52062 Aachen, Germany
[4] Lawrence Livermore Natl Lab, Livermore, CA 94551 USA
来源
SOLVING SOFTWARE CHALLENGES FOR EXASCALE | 2015年 / 8759卷
关键词
D O I
10.1007/978-3-319-15976-8_8
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Tools are essential for application developers and system support personnel during tasks such as performance optimization and debugging of massively parallel applications. An important class are event-based tools that analyze relevant events during the runtime of an application, e.g., function invocations or communication operations. We develop a parallel tools infrastructure that supports both the observation and analysis of application events at runtime. Some analysese. e.g., deadlock detection algorithms-require complex processing and apply to many types of frequently occurring events. For situations where the rate at which an application generates new events exceeds the processing rate of the analysis, we experience tool instability or even failures, e.g., memory exhaustion. Tool infrastructures must provide means to avoid or mitigate such situations. This paper explores two such techniques: first, a heuristic that selects events to receive and process next; second, a pause mechanism that temporarily suspends the execution of an application. An application study with applications from the SPEC MPI2007 benchmark suite and the NAS parallel benchmarks evaluates these techniques at up to 16,384 processes and illustrates how they avoid memory exhaustion problems that limited the applicability of a runtime correctness tool in the past.
引用
收藏
页码:110 / 121
页数:12
相关论文
共 50 条
  • [31] Feasibility of High Level Compiler Optimizations in Online Synthesis
    Jung, Lukas Johannes
    Hochberger, Christian
    2015 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2015,
  • [32] Automated Memory Corruption Detection through Analysis of Static Variables and Dynamic Memory Usage
    Park, Jihyun
    Choi, Byoungju
    Kim, Yeonhee
    ELECTRONICS, 2021, 10 (17)
  • [33] Certification of memory usage
    Hofmann, M
    THEORETICAL COMPUTER SCIENCE, PROCEEDINGS, 2003, 2841 : 21 - 21
  • [34] Comparative analysis of QoS and memory usage of adaptive failure detectors
    Xiong, Naixue
    Yang, Y.
    Defago, Xavier
    13TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2007, : 27 - 34
  • [35] Source Code Analysis for Static Prediction of Dynamic Memory Usage
    Kim, Sangwho
    Ryou, Jaecheol
    2019 INTERNATIONAL CONFERENCE ON PLATFORM TECHNOLOGY AND SERVICE (PLATCON), 2019, : 46 - 49
  • [36] A detailed analysis of online pharmacy characteristics to inform safe usage by patients
    Bassam M. Alwon
    Gennifer Solomon
    Faseeha Hussain
    David J. Wright
    International Journal of Clinical Pharmacy, 2015, 37 : 148 - 158
  • [37] INFOGRAPHY USAGE IN A SYSTEMATIC MAPPING ABOUT ONLINE SOCIAL NETWORKS ANALYSIS
    Da Silva, Jarbele C.
    Wanderley, Ayslanya J.
    Bezerra, Ed Porto
    Brito, Alisson V.
    Duarte, Alexandre N.
    Abreu, Giovanna
    DECISION MAKING AND SOFT COMPUTING, 2014, 9 : 125 - 130
  • [38] A detailed analysis of online pharmacy characteristics to inform safe usage by patients
    Alwon, Bassam M.
    Solomon, Gennifer
    Hussain, Faseeha
    Wright, David J.
    INTERNATIONAL JOURNAL OF CLINICAL PHARMACY, 2015, 37 (01) : 148 - 158
  • [39] Memory latency optimizations for the elementary functions on the Sunway architecture
    Zhou, Bei
    Huang, Yongzhong
    Xu, Jinchen
    Guo, Shaozhong
    Qi, Hongyuan
    JOURNAL OF SUPERCOMPUTING, 2019, 75 (07): : 3917 - 3944
  • [40] Memory access optimizations in instruction-set simulators
    Reshadi, M
    Mishra, P
    2005 International Conference on Hardware/Software Codesign and System Synthesis, 2005, : 237 - 242