Work-In-Progress: Migration Hints in Real-Time Operating Systems

被引:2
|
作者
Raffeck, Phillip [1 ]
Ulbrich, Peter [1 ]
Schroeder-Preikschat, Wolfgang [1 ]
机构
[1] Friedrich Alexander Univ Erlangen Nurnberg FAU, Dept Comp Sci Distributed Syst & Operating Syst, Erlangen, Germany
关键词
D O I
10.1109/RTSS46320.2019.00056
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Task migration is a potent instrument to exploit multi-core processors. Like full preemption, full migration is particularly advantageous as it allows the scheduler to relocate tasks at arbitrary times between cores. However, in hard real-time systems, migration is accompanied by a tremendous drawback: poor predictability and thus inevitable overapproximations in the worst-case execution-time analysis. This is due to the non-constant size of the tasks' resident set and the costs associated with its transfer between cores. As a result, migration is banned in many real-time systems, regressing the developer to a static allocation of tasks to cores with disadvantageous effects on the overall utilization and schedulability. In previous work, we successfully alleviated the shortcomings of full migration in real-time systems by reducing the associated costs and increasing its predictability. By employing static analysis, we were able to identify beneficial migration points and thus generate static schedules migrating tasks at these identified points. In ongoing work, we extend this approach to dynamic scheduling by providing information about advantageous migration points to an operating system which then makes migration decisions at runtime.
引用
收藏
页码:528 / 531
页数:4
相关论文
共 50 条
  • [21] Work-In-Progress: Toward Precomputation in Real-Time Mixed-Trust Scheduling
    de Niz, Dionisio
    Andersson, Bjorn
    Kim, Hyoseung
    Klein, Mark
    Lehoczky, John
    2020 IEEE 41ST REAL-TIME SYSTEMS SYMPOSIUM (RTSS), 2020, : 411 - 414
  • [22] Work-in-Progress: Northcape: Embedded Real-Time Capability-Based Addressing
    Ackermann, Eric
    Mauthe, Noah
    Bugiel, Sven
    9TH IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY WORKSHOPS, EUROS&PW 2024, 2024, : 683 - 690
  • [23] Work-in-Progress Abstract: On the relationship between scheduling theory and real-time calculus
    Slomka, Frank
    Sadeghi, Mohammadreza
    2021 IEEE 27TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2021), 2021, : 195 - 197
  • [24] Work-In-Progress: Real-Time RPC for Hybrid Dual-OS System
    Dong, Pan
    Jiang, Zhe
    Burns, Alan
    Ding, Yan
    Ma, Jun
    2019 IEEE 40TH REAL-TIME SYSTEMS SYMPOSIUM (RTSS 2019), 2019, : 532 - 535
  • [25] Work-in-Progress: Cache-Aware Partitioned EDF Scheduling for Multi-Core Real-Time Systems
    Guo, Zhishan
    Zhang, Ying
    Wang, Lingxiang
    Zhang, Zhenkai
    2017 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), 2017, : 384 - 386
  • [26] Work-In-Progress: New Analysis Techniques for Supporting Hard Real-Time Sporadic DAG Task Systems on Multiprocessors
    Dong, Zheng
    Liu, Cong
    2018 39TH IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS 2018), 2018, : 151 - 154
  • [27] Work-In-Progress: ARTIC: An Adaptive Real-Time Imprecise Computation Pipeline for Audio Analysis
    Yantosca, Michael
    Cheng, Albert M. K.
    2019 IEEE 40TH REAL-TIME SYSTEMS SYMPOSIUM (RTSS 2019), 2019, : 588 - 591
  • [28] Work-in-Progress: Cross-layer Real-Time Scheduling for Wireless Control System
    Wang, Wenchen
    Mosse, Daniel
    Pickel, Jason G.
    Cole, Daniel
    PROCEEDINGS OF THE 23RD IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2017), 2017, : 149 - 151
  • [29] Work-in-Progress: Real-Time Modeling for Intrusion Detection in Automotive Controller Area Network
    Olufowobi, Habeeb
    Bloom, Gedare
    Young, Clinton
    Zambreno, Joseph
    2018 39TH IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS 2018), 2018, : 161 - 164
  • [30] Work-in-Progress: Co-Design of Security-Critical Real-Time Systems to Prevent Fault Injection Attacks
    Jiang, Wei
    Xiu, Liugen
    Zhan, Jinyu
    Jiang, Ke
    2018 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), 2018,