Boolean Satisfiability: Theory and Engineering

被引:36
|
作者
Vardi, Moshe Y.
机构
关键词
D O I
10.1145/2578043
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:5 / 5
页数:1
相关论文
共 50 条
  • [41] Efficient symmetry breaking for Boolean satisfiability
    Aloul, FA
    Sakallah, KA
    Markov, IL
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (05) : 549 - 558
  • [42] Design diagnosis using Boolean satisfiability
    Smith, A
    Veneris, A
    Viglas, A
    [J]. ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 218 - 223
  • [43] Boolean abstraction for temporal logic satisfiability
    Cimatti, Alessandro
    Roveri, Marco
    Schuppan, Viktor
    Tonetta, Stefano
    [J]. COMPUTER AIDED VERIFICATION, PROCEEDINGS, 2007, 4590 : 532 - +
  • [44] ASYNCHRONOUS CIRCUIT SYNTHESIS WITH BOOLEAN SATISFIABILITY
    GU, J
    PURI, R
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (08) : 961 - 973
  • [45] Asynchronous Team Algorithms for Boolean Satisfiability
    Rodriguez, Carlos
    Villagra, Marcos
    Baran, Benjamin
    [J]. 2007 2ND BIO-INSPIRED MODELS OF NETWORKS, INFORMATION AND COMPUTING SYSTEMS (BIONETICS), 2007, : 62 - +
  • [46] Nonchronological backtracking in Stochastic Boolean satisfiability
    Majercik, SM
    [J]. ICTAI 2004: 16TH IEEE INTERNATIONALCONFERENCE ON TOOLS WITH ARTIFICIAL INTELLIGENCE, PROCEEDINGS, 2004, : 498 - 507
  • [47] Debugging sequential circuits using Boolean Satisfiability
    Ali, MF
    Veneris, A
    Safarpour, S
    Abadir, M
    Drechsler, R
    Smith, A
    [J]. 5TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR TEST AND VERIFICATION: COMMON CHALLENGES AND SOLUTIONS, PROCEEDINGS, 2005, : 44 - 49
  • [48] Satisfiability-based algorithms for Boolean optimization
    Manquinho, VM
    Marques-Silva, J
    [J]. ANNALS OF MATHEMATICS AND ARTIFICIAL INTELLIGENCE, 2004, 40 (3-4) : 353 - 372
  • [49] Multipath Detection Using Boolean Satisfiability Techniques
    Aloul, Fadi A.
    El-Tarhuni, Andmohamed
    [J]. JOURNAL OF COMPUTER NETWORKS AND COMMUNICATIONS, 2011, 2011
  • [50] Exploiting hypergraph partitioning for efficient boolean satisfiability
    Durairaj, V
    Kalla, P
    [J]. NINTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2004, : 141 - 146