Power Optimization Based On Dual-Logic Using And-Xor-Inverter Graph

被引:0
|
作者
Ma, Xuejiao [1 ]
Xia, Yinshui [1 ]
机构
[1] Ningbo Univ, Inst Circuits & Syst, Ningbo 315211, Zhejiang, Peoples R China
基金
中国国家自然科学基金;
关键词
dual-logic; AIG; AXIG; power optimization;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Power consumption minimization is an important design goal for digital circuits. To cope with the limitation of traditional Boolean (TB) logic and Reed-Muller (RM) logic on power optimization of logic synthesis, And-Xor-Inverter graph (AXIG) power optimization method based on dual-logic is proposed. This work presents a technology independent synthesis method that works on an And-Inverter Graph (AIG) data structure. Firstly, the AXIG is constructed to achieve the dual-logic expression based on AIG Secondly, the AXIG is optimized by node reordering. The experimental results show that the proposed method can reduce by 22.12% on average in terms of power consumption compared with the ABC synthesis tool.
引用
收藏
页码:351 / 354
页数:4
相关论文
共 50 条
  • [21] Auxiliary Power Module Elimination in EVs Using Dual Inverter Drivetrain
    Viana, Caniggia Castro Diniz
    Pathmanathan, Mehanathan
    Lehn, Peter W.
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2022, 37 (10) : 12513 - 12524
  • [22] Dual hybrid power filter based on a nine-switch inverter
    Limongi, L. R.
    Bradaschia, F.
    Azevedo, G. M. S.
    Genu, L. G. B.
    Silva Filho, L. R.
    ELECTRIC POWER SYSTEMS RESEARCH, 2014, 117 : 154 - 162
  • [23] Noise constrained transistor sizing and power optimization for dual Vt domino logic
    Jung, SO
    Kim, KW
    Kang, SM
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (05) : 532 - 541
  • [24] Research on the Stability of Photovoltaic Power System Based on Dual Buck Inverter
    Chen Chunliu
    Hong Feng
    Wang Chenghua
    Ou Yangjing
    POWER AND ENERGY ENGINEERING CONFERENCE 2010, 2010, : 644 - 647
  • [25] Low power BDD-based synthesis using dual rail static DCVSPG logic
    Paul, Gopal
    Pradhan, Sambhu N.
    Pal, Ajit
    Bhattachaxya, Bhargab B.
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1504 - +
  • [26] Accelerating XOR-Based Erasure Coding using Program Optimization Techniques
    Uezato, Yuya
    SC21: INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, 2021,
  • [27] Single-phase Thirteen-level Dual-boost Inverter Based Shunt Active Power Filter Control Using Resonant and Fuzzy Logic Controllers
    Basha, Shaik Gouse
    Mani, Venkatesan
    Mopidevi, Subbarao
    CSEE JOURNAL OF POWER AND ENERGY SYSTEMS, 2022, 8 (03): : 849 - 863
  • [28] CNTFET-Based Design of a High-Efficient Full Adder Using XOR Logic
    Hatefinasab, Seyedehsomayeh
    JOURNAL OF NANO- AND ELECTRONIC PHYSICS, 2016, 8 (04)
  • [29] Power delay optimization of nanoscale CMOS inverter using geometric programming
    Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur-721302, India
    不详
    WSEAS Trans. Circuits Syst., 2006, 4 (536-541):
  • [30] SPV Power Optimization Using Half Bridge Inverter and Voltage Multiplier
    Rawat, Harikesh
    Prasad, Dinkar
    PROCEEDINGS OF THE 2019 IEEE REGION 10 CONFERENCE (TENCON 2019): TECHNOLOGY, KNOWLEDGE, AND SOCIETY, 2019, : 2593 - 2598