FPGA Quantum Computing Emulator Using High Level Design Tools

被引：0

作者：

Silva, Agustin ^{[1
]}

Gustavo Zabaleta, Omar ^{[1
]}

机构：

[1] Univ Nacl Mar del Plata, Fac Ingn Elect, Inst Invest Cient & Tecnol Elect ICYTE, Mar Del Plata, Buenos Aires, Argentina

来源：

2017 EIGHT ARGENTINE SYMPOSIUM AND CONFERENCE ON EMBEDDED SYSTEMS (CASE) | 2017年

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Although, there have been considerable advances in quantum technology, a great scale quantum computer will not be available until about a few years. In the meantime, it requires quantum emulators which allow to study the existing quantum algorithms and the design of new ones. We propose a flexible method to emulate quantum circuits which reduces design and processing time. In this context, we propose a design framework that takes advantage of field-programmable gate array (FPGA) parallel processing technology in combination with high-level programming tools provided by Vivado (R). In order to show the design method working Quantum Fourier Transform (QFT) is implemented. Every step of the design is described and circuit performance is studied for different cases of input vector data sizes.

引用

页码：19 / 24

页数：6

共 50 条

[1] FPGA-based high-speed emulator of quantum computing
Fujishima, M
[J]. 2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2003, : 21 - 26
[2] Fast FPGA prototyping of a multipath fading channel emulator via high-level design
Hwang, Jeng-Kuang
Lin, Kuei-Horng
Li, Jeng-Da
Deng, Juinn-Horng
[J]. 2007 INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES, VOLS 1-3, 2007, : 168 - 171
[3] Design of FPGA-based emulator for series multicell converters, using co-simulation tools
Ruelland, R
Gateau, G
Meynard, TA
Hapiot, JC
[J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2003, 18 (01) : 455 - 463
[4] Design and implementation of emulator on FPGA
Hayama, Kiyoteru
Matsumoto, Tsutomu
Shimada, Yasuyuki
[J]. 2007 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS, 2007, : 67 - +
[5] Design Optimization for High-Performance Computing Using FPGA
Isik, Murat
Inadagbo, Kayode
Aktas, Hakan
[J]. INFORMATION MANAGEMENT AND BIG DATA, SIMBIG 2023, 2024, 2142 : 142 - 156
[6] Project and Implementation of a Quantum Logic Gate Emulator on FPGA Using a Model-Based Design Approach
Giorgio, Agostino
[J]. IEEE ACCESS, 2024, 12 : 41317 - 41353
[7] High-level design tools for FPGA-based combinatorial accelerators
Sklyarov, V
Skliarova, I
Almeida, P
Almeida, M
[J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 976 - 979
[8] Design of an FPGA-Based Full-State Feedback Controller Using High Level Synthesis Tools
Velazquez, R.
Lucia, O.
Navarro, D.
Barragan, L. A.
Artigas, J. I.
Sagues, C.
[J]. 2014 IEEE 15TH WORKSHOP ON CONTROL AND MODELING FOR POWER ELECTRONICS (COMPEL), 2014,
[9] High-speed quantum computing emulator utilizing a dedicated processor
Fujishima, M
Hoh, K
[J]. NOISE AND INFORMATION IN NANOELECTRONICS, SENSORS AND STANDARDS, 2003, 5115 : 281 - 287
[10] A layered software architecture for quantum computing design tools
Svore, KM
Aho, AV
Cross, AW
Chuang, I
Markov, IL
[J]. COMPUTER, 2006, 39 (01) : 74 - +

← 1 2 3 4 5 →