共 50 条
- [2] Assessment of Thinned Si Wafer Warpage in 3D Stacked Wafers [J]. 2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 964 - +
- [3] Study of thinned Si wafer warpage in 3D stacked wafers [J]. MICROELECTRONICS RELIABILITY, 2010, 50 (12) : 1988 - 1993
- [4] Wafer Level Warpage Modeling Methodology and Characterization of TSV Wafers [J]. 2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1196 - 1203
- [5] Wafer level packaging and 3D interconnect for IC technology [J]. 2002 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: ADVANCING THE SCIENCE OF SEMICONDUCTOR MANUFACTURING EXCELLENCE, 2002, : 212 - 217
- [6] 3D interconnect through aligned wafer level bonding [J]. 52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1439 - 1443
- [7] Low Warpage Wafer Level Transfer Molding post 3D die to wafer assembly [J]. 2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 843 - 848
- [8] Thru-wafer interconnect for SOI-MEMS 3D wafer-level hermetic packaging [J]. TRANSDUCERS '07 & EUROSENSORS XXI, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007,
- [10] 3D wafer level packaging [J]. 2000 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, 2000, 4217 : 26 - 31