Wafer level warpage characterization of 3D interconnect processing wafers

被引:0
|
作者
Chang, Po-Yi [1 ]
Ku, Yi-Sha [1 ]
机构
[1] Ind Technol Res Inst, Hsinchu, Taiwan
关键词
fringe reflection; wafer thinning; defect; dimples;
D O I
10.1117/12.916591
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
We present a new metrology system based on a fringe reflection method for warpage characterizations during wafer thinning and temporary bonding processes. A set of periodic fringe patterns is projected onto the measuring wafer and the reflected fringe images are captured by a CCD camera. The fringe patterns are deformed due to the slope variation of the wafer surface. We demonstrate the use of phase-shit algorithms, the wafer surface slope variation and quantitative 3D surface profile even tiny dimples and dents on a wafer can be reconstructed. The experimental results show the warpages of the bonded wafer are below 20 mu m after thinning down to the nominal thickness of 75 mu m and 50 mu m. The measurement precision is better than 2 um.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Wafer warpage analysis of stacked wafers for 3D integration
    Kim, Youngrae
    Kang, Sung-Keun
    Kim, Sung-Dong
    Kim, Sarah Eunkyung
    [J]. MICROELECTRONIC ENGINEERING, 2012, 89 : 46 - 49
  • [2] Assessment of Thinned Si Wafer Warpage in 3D Stacked Wafers
    Kim, Youngrae
    Kang, Sung-Geun
    Kim, Eun-Kyung
    [J]. 2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 964 - +
  • [3] Study of thinned Si wafer warpage in 3D stacked wafers
    Kim, Youngrae
    Kang, Sung-Keun
    Kim, Sarah Eunkyung
    [J]. MICROELECTRONICS RELIABILITY, 2010, 50 (12) : 1988 - 1993
  • [4] Wafer Level Warpage Modeling Methodology and Characterization of TSV Wafers
    Che, F. X.
    Li, H. Y.
    Zhang, Xiaowu
    Gao, S.
    Teo, K. H.
    [J]. 2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1196 - 1203
  • [5] Wafer level packaging and 3D interconnect for IC technology
    Islam, R
    Brubaker, C
    Lindner, P
    Schaefer, C
    [J]. 2002 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: ADVANCING THE SCIENCE OF SEMICONDUCTOR MANUFACTURING EXCELLENCE, 2002, : 212 - 217
  • [6] 3D interconnect through aligned wafer level bonding
    Lindner, P
    Dragoi, V
    Glinsner, T
    Schaefer, C
    Islam, R
    [J]. 52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1439 - 1443
  • [7] Low Warpage Wafer Level Transfer Molding post 3D die to wafer assembly
    Cadacio, Francisco, Jr.
    Wang, Teng
    Salahouelhadj, Abdellah
    Capuz, Giovanni
    Potoms, Goedele
    Rebibis, Kenneth June
    Beyer, Gerald
    Miller, Andy
    Beyne, Eric
    Gal, Wilfred
    Zijl, Jurrian
    Kersjes, Sebastiaan
    Wensink, Henk
    [J]. 2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 843 - 848
  • [8] Thru-wafer interconnect for SOI-MEMS 3D wafer-level hermetic packaging
    Lin, Chiung-Wen
    Yang, Hsuch-An
    Wang, Wei Chung
    Fang, Weileun
    [J]. TRANSDUCERS '07 & EUROSENSORS XXI, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007,
  • [9] 3D wafer level packaging
    Savastiouk, S
    Siniaguine, O
    Korczynski, E
    Tilenschi, M
    [J]. MICRO MATERIALS, PROCEEDINGS, 2000, : 240 - 243
  • [10] 3D wafer level packaging
    Savastiouk, S
    Siniaguine, O
    Korczynski, E
    [J]. 2000 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, 2000, 4217 : 26 - 31