共 50 条
- [21] Automatic verification of scheduling results in high-level synthesis DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 59 - 64
- [23] A High-Level Synthesis and Verification Tool for Application Specific kth Root Processing Engine 2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 1051 - 1054
- [24] Integration of High-Level Synthesis to the Courses on Reconfigurable Digital Systems 2015 8TH INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2015, : 166 - 171
- [26] A Software Pipelining Algorithm in High-Level Synthesis for FPGA Architectures ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 297 - +
- [29] Archlog: High-level synthesis of reconfigurable multiprocessors for logic programming 2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 335 - 340
- [30] High-level synthesis of distributed logic-memory architectures IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 564 - 571