Application of shifted Popov form in high-level synthesis and verification for reconfigurable architectures

被引:0
|
作者
Hu, J [1 ]
Ma, GS [1 ]
Feng, G [1 ]
Lin, T [1 ]
机构
[1] Harbin Engn Univ, Dept Comp Sci & Technol, Harbin 150001, Heilongjiang, Peoples R China
来源
EUROCON 2005: THE INTERNATIONAL CONFERENCE ON COMPUTER AS A TOOL, VOL 1 AND 2 , PROCEEDINGS | 2005年
关键词
shifted Popov form; polynomial matrix; data flow synthesis; verification; reconfigurable architectures;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The development of next-generation computer-aided design tools and field reconfigurable architectures require efficient high-level data-flow synthesis. In this paper, we present the transform rules from polynomial presentation to polynomial matrix presentation and show how symbolic algebra can be used to construct arithmetic-level decomposition algorithm with extensibility that leads to efficient high-level synthesis of system. And the simple verification approach for reconfigurable architectures is given. On second thoughts, the parallelism of the mapping methodology for matrix multiplication is utilized to speed up the process of optimization. The key contribution of the work is to obtain a minimal state-space realization of the system.
引用
收藏
页码:503 / 506
页数:4
相关论文
共 50 条
  • [21] Automatic verification of scheduling results in high-level synthesis
    Eveking, H
    Hinrichsen, H
    Ritter, G
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 59 - 64
  • [22] Verification method of dataflow algorithms in high-level synthesis
    Chiang, Tsung-Hsi
    Dung, Lan-Rong
    JOURNAL OF SYSTEMS AND SOFTWARE, 2007, 80 (08) : 1256 - 1270
  • [23] A High-Level Synthesis and Verification Tool for Application Specific kth Root Processing Engine
    Aslan, Semih
    Salamy, Hassan
    Saniie, Jafar
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 1051 - 1054
  • [24] Integration of High-Level Synthesis to the Courses on Reconfigurable Digital Systems
    Skliarova, I.
    Sklyarov, V.
    Sudnitson, A.
    Kruus, M.
    2015 8TH INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2015, : 166 - 171
  • [25] A combined approach to high-level synthesis for dynamically reconfigurable systems
    Meribout, M
    Motomura, M
    IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (12) : 1508 - 1522
  • [26] A Software Pipelining Algorithm in High-Level Synthesis for FPGA Architectures
    Gao, Lei
    Zaretsky, David
    Mittal, Gaurav
    Schonfeld, Dan
    Banerjee, Prith
    ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 297 - +
  • [27] Designing scalable FPGA architectures using high-level synthesis
    Licht, Johannes de Fine
    Blott, Michaela
    Hoefler, Torsten
    ACM SIGPLAN NOTICES, 2018, 53 (01) : 403 - 404
  • [28] Efficient metrics and high-level synthesis for dynamically reconfigurable logic
    Meribout, M
    Motomura, M
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (06) : 603 - 621
  • [29] Archlog: High-level synthesis of reconfigurable multiprocessors for logic programming
    Fidjeland, Andreas
    Luk, Wayne
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 335 - 340
  • [30] High-level synthesis of distributed logic-memory architectures
    Huang, C
    Ravi, S
    Raghunathan, A
    Jha, NK
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 564 - 571