Application of shifted Popov form in high-level synthesis and verification for reconfigurable architectures

被引:0
|
作者
Hu, J [1 ]
Ma, GS [1 ]
Feng, G [1 ]
Lin, T [1 ]
机构
[1] Harbin Engn Univ, Dept Comp Sci & Technol, Harbin 150001, Heilongjiang, Peoples R China
关键词
shifted Popov form; polynomial matrix; data flow synthesis; verification; reconfigurable architectures;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The development of next-generation computer-aided design tools and field reconfigurable architectures require efficient high-level data-flow synthesis. In this paper, we present the transform rules from polynomial presentation to polynomial matrix presentation and show how symbolic algebra can be used to construct arithmetic-level decomposition algorithm with extensibility that leads to efficient high-level synthesis of system. And the simple verification approach for reconfigurable architectures is given. On second thoughts, the parallelism of the mapping methodology for matrix multiplication is utilized to speed up the process of optimization. The key contribution of the work is to obtain a minimal state-space realization of the system.
引用
收藏
页码:503 / 506
页数:4
相关论文
共 50 条
  • [1] Towards a high-level synthesis of reconfigurable bit-serial architectures
    Rettberg, A
    Dittmann, H
    Zanella, M
    Lehmann, T
    16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, 2003, : 79 - 84
  • [2] A Design-flow for High-Level Synthesis and Resource Estimation of Reconfigurable Architectures
    Pasha, Muhammad Adeel
    Siddiqui, Bilal
    Farooq, Umer
    2015 10TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2015,
  • [3] High-level Programming of Coarse-Grained Reconfigurable Architectures
    Zain-ul-Abdin
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 713 - 714
  • [4] Verification of scheduling in high-level synthesis
    Karfa, C.
    Mandal, C.
    Sarkar, D.
    Pentakota, S. R.
    Reade, Chris
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 141 - +
  • [5] A Survey of Verification for High-level Synthesis
    Hu J.
    Hu Y.
    Wang G.
    Chen G.
    Yang H.
    Kang Y.
    Wang K.
    Li S.
    1600, Institute of Computing Technology (33): : 287 - 297
  • [6] Formal Verification of High-Level Synthesis
    Herklotz, Yann
    Pollard, James D.
    Ramanathan, Nadesh
    Wickerson, John
    PROCEEDINGS OF THE ACM ON PROGRAMMING LANGUAGES-PACMPL, 2021, 5 (OOPSLA):
  • [7] High-level Synthesis Integrated Verification
    Dossis, Michael F.
    ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2015, 5 (05) : 864 - 870
  • [8] High-Level Synthesis for Designing Multimode Architectures
    Andriamisaina, Caaliph
    Coussy, Philippe
    Casseau, Emmanuel
    Chavet, Cyrille
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (11) : 1736 - 1749
  • [9] Design and Verification Using High-Level Synthesis
    Takach, Andres
    2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 198 - 203
  • [10] High-level Debugging And Verification For FPGA-Based Multicore Architectures
    Abella, Oriol Arcas
    Cristal, Adrian
    Unsal, Osman S.
    2015 IEEE 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2015, : 135 - 142