Hardware implementation of the QC-LDPC decoder in the FPGA structure

被引：0
|
作者：
Kuc, Mateusz [1 ,2 ]
Sulek, Wojciech [1 ,2 ]
Kania, Dariusz [1 ,2 ]
机构：
[1] Politechn Slaska, Inst Elekt, Gliwice, Poland
[2] Inst Elekt, Ul Akad 16, PL-44100 Gliwice, Poland
来源：
PRZEGLAD ELEKTROTECHNICZNY | 2020年 / 96卷 / 09期
关键词：
QC-LDPC; FPGA; Min-Sum; Normalized MM-Sum; 802.11ad; 802.16e; WiGig; WiMax;
D O I：
10.15199/48.2020.09.03
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The paper presents hardware implementation of QC-LDPC decoder (Quasi-Cyclic Low-density Parity-Check) in FPGA structure. In the presented decoder, Min-Sum and Normalized Min-Sum algorithms can be utilized. Normalization in the Normalized Min-Sum algorithm is performed using Lookup Tables (LUTs). a comparison of decoder operating with different data bus sizes is also shown. All presented results were obtained in the Intel Cyclone V system for 802.11ad (WiGig) and 802.We (WiMax) standards.
引用
收藏
页码：16 / 20
页数：5
相关论文
共 50 条
  • [21] Memory Compact High-Speed QC-LDPC Decoder
    Xie, Tianjiao
    Li, Bo
    Yang, Mao
    Yan, Zhongjiang
    2017 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATIONS AND COMPUTING (ICSPCC), 2017,
  • [22] A Network-Efficient Nonbinary QC-LDPC Decoder Architecture
    Zhang, Chuan
    Parhi, Keshab K.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (06) : 1359 - 1371
  • [23] Template-Based QC-LDPC Decoder Architecture Generation
    Boncalo, Oana
    Mihancea, Petru Florin
    Amaricai, Alexandru
    2015 10TH INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATIONS AND SIGNAL PROCESSING (ICICS), 2015,
  • [24] Design and Implementation of a Universal QC-LDPC Encoder
    Yi, Qian
    Jing, Han
    FUZZY SYSTEMS AND DATA MINING II, 2016, 293 : 306 - 311
  • [25] High-throughput DOCSIS Upstream QC-LDPC Decoder
    Wu, Michael
    Yin, Bei
    Miller, Eric
    Dick, Chris
    Cavallaro, Joseph R.
    CONFERENCE RECORD OF THE 2014 FORTY-EIGHTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2014, : 537 - 541
  • [26] Flexible High Throughput QC-LDPC Decoder With Perfect Pipeline Conflicts Resolution and Efficient Hardware Utilization
    Petrovic, Vladimir L.
    Markovic, Milos M.
    Mezeni, Dragomir M. El
    Saranovac, Lazar V.
    Radosevic, Andreja
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (12) : 5454 - 5467
  • [27] Efficient Network for Non-Binary QC-LDPC Decoder
    Zhang, Chuan
    Sha, Jin
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 2617 - 2620
  • [28] Ultra Low Power QC-LDPC Decoder with High Parallelism
    Cui, Ying
    Peng, Xiao
    Chen, Zhixiang
    Zhao, Xiongxin
    Lu, Yichao
    Zhou, Dajiang
    Goto, Satoshi
    2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC), 2011, : 142 - 145
  • [29] An Energy Efficient Multi-rate QC-LDPC Decoder
    Roberts, Michaelraj Kingston
    Sunny, Elizabeth
    PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON TECHNOLOGICAL ADVANCEMENTS IN POWER AND ENERGY (TAP ENERGY): EXPLORING ENERGY SOLUTIONS FOR AN INTELLIGENT POWER GRID, 2017,
  • [30] FPGA Implementation of a Novel Multi-rate QC-LDPC Encoder for DTMB Standard
    Wang, Fei
    Zhang, Peng
    Liu, Changyin
    ADVANCED DESIGN AND MANUFACTURING TECHNOLOGY III, PTS 1-4, 2013, 397-400 : 2024 - 2027
12345