Hardware implementation of the QC-LDPC decoder in the FPGA structure

被引：0
|
作者：
Kuc, Mateusz [1 ,2 ]
Sulek, Wojciech [1 ,2 ]
Kania, Dariusz [1 ,2 ]
机构：
[1] Politechn Slaska, Inst Elekt, Gliwice, Poland
[2] Inst Elekt, Ul Akad 16, PL-44100 Gliwice, Poland
来源：
PRZEGLAD ELEKTROTECHNICZNY | 2020年 / 96卷 / 09期
关键词：
QC-LDPC; FPGA; Min-Sum; Normalized MM-Sum; 802.11ad; 802.16e; WiGig; WiMax;
D O I：
10.15199/48.2020.09.03
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The paper presents hardware implementation of QC-LDPC decoder (Quasi-Cyclic Low-density Parity-Check) in FPGA structure. In the presented decoder, Min-Sum and Normalized Min-Sum algorithms can be utilized. Normalization in the Normalized Min-Sum algorithm is performed using Lookup Tables (LUTs). a comparison of decoder operating with different data bus sizes is also shown. All presented results were obtained in the Intel Cyclone V system for 802.11ad (WiGig) and 802.We (WiMax) standards.
引用
收藏
页码：16 / 20
页数：5
相关论文
共 50 条
  • [1] Research on the Implementation of QC-LDPC Decoder Based on FPGA
    Zhang, Yang
    Wang, Xiumin
    Lou, Xizhong
    Yang, Shihua
    Chen, Haowei
    ICMS2010: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON MODELLING AND SIMULATION, VOL 6: MODELLING & SIMULATION INDUSTRIAL ENGINEERING & MANAGEMENT, 2010, : 274 - 277
  • [2] Implementation of QC-LDPC Decoder Based on FPGA for FSO System
    Qiong, Yan Guo
    Hua, Zhou Mao
    MECHANICAL COMPONENTS AND CONTROL ENGINEERING III, 2014, 668-669 : 1269 - +
  • [3] FPGA Implementation of High Performance QC-LDPC Decoder for Optical Communications
    Zou, Ding
    Djordjevic, Ivan B.
    OPTICAL METRO NETWORKS AND SHORT-HAUL SYSTEMS VII, 2015, 9388
  • [4] Hardware implementation of the LDPC decoder in the FPGA structure
    Kuc, Mateusz
    Sulek, Wojciech
    Kania, Dariusz
    PRZEGLAD ELEKTROTECHNICZNY, 2019, 95 (03): : 58 - 62
  • [5] Efficient decoder implementation for QC-LDPC codes
    Sha, Jin
    Gao, Minglun
    Zhang, Zhongjin
    Li, Li
    Wang, Zhongfeng
    2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING, 2006, : 2498 - 2502
  • [6] Poster: FPGA Based Implementation of Overlapped QC-LDPC Decoder with Limited Resources
    Xu Dijia
    Bie Hongxia
    Zheng Jian
    Lei Chunyang
    2014 9TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND NETWORKING IN CHINA (CHINACOM), 2014, : 652 - 653
  • [7] A Flexible and Overlapped QC-LDPC Decoder
    Malema, Gabofetswe
    ICSP: 2008 9TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-5, PROCEEDINGS, 2008, : 1740 - 1744
  • [8] A 2.48Gb/s FPGA-based QC-LDPC Decoder: An Algorithmic Compiler Implementation
    Mhaske, Swapnil
    Uliana, David
    Kee, Hojin
    Ly, Tai
    Aziz, Ahsan
    Spasojevic, Predrag
    2015 36TH IEEE SARNOFF SYMPOSIUM, 2015, : 88 - 93
  • [9] VLSI implementation of QC-LDPC decoder using optimized TDMP algorithm
    Bao, Dan
    Xiang, Bo
    Shen, Rui
    Chen, Yun
    Zeng, Xiaoyang
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2009, 46 (02): : 338 - 344
  • [10] High-Throughput FPGA-based QC-LDPC Decoder Architecture
    Mhaske, Swapnil
    Kee, Hojin
    Ly, Tai
    Aziz, Ahsan
    Spasojevic, Predrag
    2015 IEEE 82ND VEHICULAR TECHNOLOGY CONFERENCE (VTC FALL), 2015,
12345