A Hardware-Based Architecture-Neutral Framework for Real-Time IoT Workload Forensics

被引:5
|
作者
Zhou, Liwei [1 ]
Hu, Yang [2 ]
Makris, Yiorgos [3 ]
机构
[1] Univ Texas Dallas, Elect & Comp Engn, Richardson, TX 75080 USA
[2] Univ Texas Dallas, Erik Jonsson Sch Engn & Comp Sci, Elect & Comp Engn, Richardson, TX 75080 USA
[3] UT Dallas, Elect & Comp Engn, Richardson, TX 75080 USA
基金
美国国家科学基金会;
关键词
Hardware; Forensics; Software; Internet of Things; Feature extraction; Runtime; Security; Hardware-based; forensics; machine learning; security;
D O I
10.1109/TC.2020.3000237
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Beneath the potential benefits of the rapidly growing Internet of Things (IoT) technology lurk security risks. In this article, we propose a hardware-based generic framework for IoT workload forensics, an infrastructural technique to securely monitor and ensure delivered IoT services in accordance with specifications and regulatory compliance. In particular, this technique identifies digital workloads being executed in real time through dynamic program behavior modeling based on architecture-level data, fulfilled by dedicated machine learning hardware, without the intervention of high-level software, e.g., the OS and/or the hypervisor. In contrast to the conventional software-based solutions, whose effectiveness may be undermined by software attacks, and which introduce significant runtime overhead, a hardware-based framework enables a secure, prompt and non-intrusive solution. The proposed framework was evaluated on Zedboard, a Zynq-7000 FPGA embedding an ARM Cortex-A9 core. Experimental results using Mibench workload benchmark reveal an average workload identification accuracy of 96.37 percent with insignificant area/power overhead.
引用
收藏
页码:1668 / 1680
页数:13
相关论文
共 50 条
  • [31] A Hardware Architecture Design for Real-time Gaussian Filter
    Song, Sunmin
    Lee, SangJun
    Ko, Jae Pil
    Jeon, Jae Wook
    [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2014, : 626 - 629
  • [32] An efficient real-time architecture for collecting IoT data
    Loria, Mark Phillip
    Toja, Marco
    Carchiolo, Vincenza
    Malgeri, Michele
    [J]. PROCEEDINGS OF THE 2017 FEDERATED CONFERENCE ON COMPUTER SCIENCE AND INFORMATION SYSTEMS (FEDCSIS), 2017, : 1157 - 1166
  • [33] A NEW HARDWARE-BASED FAULT-TOLERANT CLOCK SYNCHRONIZATION SCHEME FOR REAL-TIME MULTIPROCESSOR SYSTEMS
    BAEK, YJ
    LEE, HK
    RYU, KY
    [J]. MICROELECTRONICS AND RELIABILITY, 1994, 34 (02): : 335 - 349
  • [34] A real-time ad hoc packet matching technique for hardware-based network intrusion detection systems
    Lin, WM
    Madhavaram, R
    Patel, P
    Hudson, F
    [J]. COMPUTERS AND THEIR APPLICATIONS, 2004, : 382 - 387
  • [35] FPGA-Based Parallel Hardware Architecture for Real-Time Image Classification
    Qasaimeh, Murad
    Sagahyroon, Assim
    Shanableh, Tamer
    [J]. IEEE TRANSACTIONS ON COMPUTATIONAL IMAGING, 2015, 1 (01) : 56 - 70
  • [36] A flexible and efficient hardware architecture for real-time face recognition based on eigenface
    Ngo, HT
    Gottumukkal, R
    Asari, VK
    [J]. IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW FRONTIERS IN VLSI DESIGN, 2005, : 280 - 281
  • [37] A hardware architecture of the real-time and lossless data compression based on LZW algorithm
    Zhang, JY
    Pei, DX
    Zhu, J
    [J]. ISTM/2005: 6th International Symposium on Test and Measurement, Vols 1-9, Conference Proceedings, 2005, : 6753 - 6756
  • [38] Real-Time Synchronous Hardware Architecture for MRI Images Segmentation Based on PSO
    Hamdaoui, Faycal
    Sakly, Anis
    Mtibaa, Abdellatif
    [J]. 2015 4TH INTERNATIONAL CONFERENCE ON SYSTEMS AND CONTROL (ICSC), 2015, : 498 - 503
  • [39] An FPGA-based Parallel Hardware Architecture for Real-time Eye Detection
    Kim, Dongkyun
    Jung, Junhee
    Thuy Tuong Nguyen
    Kim, Daijin
    Kim, Munsang
    Kwon, Key Ho
    Jeon, Jae Wook
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2012, 12 (02) : 150 - 161
  • [40] Configurable hardware architecture for real-time window-based image processing
    Torres-Huitzil, C
    Arias-Estrada, M
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 1008 - 1011