A hardware-accelerated novel IR system

被引：0
|
作者：
Weeks, M [1 ]
Hodge, VJ [1 ]
Austin, J [1 ]
机构：
[1] Univ York, Dept Comp Sci, Adv Comp Architecture Grp, York YO1 5DD, N Yorkshire, England
来源：
10TH EUROMICRO WORKSHOP ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS | 2002年
关键词：
D O I：
10.1109/EMPDP.2002.994291
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
AURA (Advanced Uncertain Reasoning Architecture) is a generic family of techniques and implementations intended for high-speed approximate search and match operations on large unstructured datasets. This paper continues the AURA II (Advanced Uncertain Reasoning Architecture) project's research into distributed binary Correlation Matrix Memory (CMM) based upon the PRESENCE (PaRallEl Structured Neural Computing Engine) hardware architecture [14]. Previous work has described how CMMs can be seamlessly implemented onto multiple hardware PRESENCE cards to accelerate core CMM operations. To demonstrate the system, this paper describes how a novel CMM-based information retrieval (IR) system, called MinerTaur, was implemented using multiple PRESENCE cards distributed across a cluster.
引用
收藏
页码：283 / 289
页数：7
相关论文
共 50 条
  • [31] Hardware-Accelerated Index Construction for Semantic Web
    Blochwitz, Christopher
    Wolff, Julian
    Berekovic, Mladen
    Heinrich, Dennis
    Groppe, Sven
    Joseph, Jan Moritz
    Pionteck, Thilo
    2018 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT 2018), 2018, : 281 - 284
  • [32] Hardware-Accelerated Cache Simulation for Multicore by FPGA
    Hung, Shih-Hao
    Ho, Yi-Mo
    Yeh, Chih-Wei
    Liu, Cheng-Yueh
    Lee, Chen-Pang
    PROCEEDINGS OF THE 2018 CONFERENCE ON RESEARCH IN ADAPTIVE AND CONVERGENT SYSTEMS (RACS 2018), 2018, : 231 - 236
  • [33] Hardware-accelerated visual hull reconstruction and rendering
    Li, M
    Magnor, M
    Seidel, HP
    GRAPHICS INTERFACE 2003, PROCEEDING, 2003, : 65 - 71
  • [34] Hardware-accelerated adaptive EWA volume splatting
    Chen, W
    Ren, L
    Zwicker, M
    Pfister, H
    IEEE VISUALIZATION 2004, PROCEEEDINGS, 2004, : 67 - 74
  • [35] Protean: ADAPTIVE HARDWARE-ACCELERATED INTERMITTENT COMPUTING
    Bakar, Abu
    Goel, Rishabh
    de Winkel, Jasper
    Huang, Jason
    Ahmed, Saad
    Islam, Bashima
    Pawelczak, Przemyslaw
    Yildirim, Kasim Sinan
    Hester, Josiah
    GETMOBILE-MOBILE COMPUTING & COMMUNICATIONS REVIEW, 2023, 27 (01) : 5 - 10
  • [36] Recent advances in hardware-accelerated volume rendering
    Ma, KL
    Lum, EB
    Muraki, S
    COMPUTERS & GRAPHICS-UK, 2003, 27 (05): : 725 - 734
  • [37] Transform coding for hardware-accelerated volume rendering
    Fout, Nathaniel
    Ma, Kwan-Liu
    IEEE TRANSACTIONS ON VISUALIZATION AND COMPUTER GRAPHICS, 2007, 13 (06) : 1600 - 1607
  • [38] Robust Partitioning for Hardware-Accelerated Functional Verification
    Moffitt, Michael D.
    Sustik, Matyas A.
    Villarrubia, Paul G.
    PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 854 - 859
  • [39] Hardware-Accelerated Dual-Split Trees
    Lin, Daqi
    Vasiou, Elena
    Yuksel, Cem
    Kopta, Daniel
    Brunvand, Erik
    PROCEEDINGS OF THE ACM ON COMPUTER GRAPHICS AND INTERACTIVE TECHNIQUES, 2020, 3 (02)
  • [40] Human Recognition with a Hardware-Accelerated Multi-Prototype Learning and Classification System
    Wicaksono, Indra Bagus
    An, Fengwei
    Mattausch, Hans Juergen
    2012 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND BIOMIMETICS (ROBIO 2012), 2012,
12345