Extending Lifetime of Flash Memory Using Strong Error Correction Coding

被引:2
|
作者
Kim, Chanha [1 ]
Park, Chanik [2 ]
Yoo, Sungjoo [3 ]
Lee, Sunggu [1 ]
机构
[1] Pohang Univ Sci & Technol POSTECH, Dept Elect Engn, Pohang 790784, South Korea
[2] Samsung Elect, Memory Business Unit, Hwaseong 445330, South Korea
[3] Seoul Natl Univ, Dept Comp Sci & Engn, Seoul 151744, South Korea
关键词
NAND flash memory; error correction code; flash memory lifetime; reliability; SCHEME;
D O I
10.1109/TCE.2015.7150595
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Demand for flash memory based storage systems is on the rise because flash memory has many advantages when compared with hard disk drives, such as lower latency and resistance to physical shock. However, flash memory permits only a limited number of program/erase (P/E) cycles, and after the guaranteed number of P/E cycles, data cannot be reliably retrieved due to uncorrectable errors. Given a target bit error rate, the guaranteed number of P/E cycles decreases as more bits are stored in one cell and as the cell size is scaled down. In this paper, a novel lifetime extension mechanism for flash memory, referred to as a gradual error correction code (G-ECC), is proposed. A G-ECC provides a stronger level of error correction than a standard ECC by sacrificing a small portion of storage capacity in order to store additional parity bits. The proposed method can extend the lifetime of flash memory by 124% at the cost of a 12% loss in capacity. The use of additional parity bits necessarily leads to performance loss due to increased accesses for those additional parity bits and garbage collection operations involving those bits. Thus, methods to alleviate such performance loss are proposed; these methods reduce the performance overhead from 17% (without the proposed methods) to 3% even in the worst case.(1)
引用
收藏
页码:206 / 214
页数:9
相关论文
共 50 条
  • [31] Joint Coding for Flash Memory Storage
    Jiang, Anxiao
    Bruck, Jehoshua
    2008 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY PROCEEDINGS, VOLS 1-6, 2008, : 1741 - +
  • [32] Coding for Unreliable Flash Memory Cells
    Gabrys, Ryan
    Sala, Frederic
    Dolecek, Lara
    IEEE COMMUNICATIONS LETTERS, 2014, 18 (09) : 1491 - 1494
  • [33] On the Use of Soft-Decision Error-Correction Codes in NAND Flash Memory
    Dong, Guiqiang
    Xie, Ningde
    Zhang, Tong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (02) : 429 - 439
  • [34] Multibit Error-Correction Methods for Latency-Constrained Flash Memory Systems
    Ankolekar, Priyanka P.
    Isaac, Roger
    Bredow, Jonathan W.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2010, 10 (01) : 33 - 39
  • [35] Soft-Decision Error Correction of NAND Flash Memory with a Turbo Product Code
    Cho, Junhee
    Sung, Wonyong
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2013, 70 (02): : 235 - 247
  • [36] Soft-Decision Error Correction of NAND Flash Memory with a Turbo Product Code
    Junhee Cho
    Wonyong Sung
    Journal of Signal Processing Systems, 2013, 70 : 235 - 247
  • [37] Multilevel flash memory on-chip error correction based on trellis coded modulation
    Sun, Fei
    Devarajan, Siddharth
    Rose, Ken
    Zhang, Tong
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1443 - +
  • [38] Realizing Unequal Error Correction for NAND Flash Memory at Minimal Read Latency Overhead
    Li, Jiangpeng
    Zhao, Kai
    Ma, Jun
    Zhang, Tong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (05) : 354 - 358
  • [39] The E8 Lattice and Error Correction in Multi-Level Flash Memory
    Kurkoski, Brian M.
    2011 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2011,
  • [40] Coset Coding to Extend the Lifetime of Memory
    Jacobvitz, Adam N.
    Calderbank, Robert
    Sorin, Daniel J.
    19TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA2013), 2013, : 222 - 233