Low-power Robust Complementary Polarizer STT-MRAM (CPSTT) for On-chip Caches

被引：0

作者：

Fong, Xuanyao ^{[1
]}

Roy, Kaushik ^{[1
]}

机构：

[1] Purdue Univ, Dept Elect & Comp Engn, W Lafayette, IN 47907 USA

来源：

2013 5TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW) | 2013年

关键词：

Complementary polarizers STT-MRAM; spin-transfer torque MRAM (STT-MRAM); improved dual pillar STT-MRAM; symmetric STT-MRAM write current; true self-reference differential STT-MRAM;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

A spin-transfer torque MRAM with complementary polarizers, suitable for on-chip caches, is proposed in this paper. The average critical current for write in our proposed structure is lower than standard STT-MRAM, improving write-ability and reliability. Our proposed structure also has self-referencing differential read operation having subnanosecond read delay, and lower read disturb torque, improving sensing margin and disturb margin by 20%-60% and 55%-70% over standard STT-MRAM, respectively.

引用

页码：88 / 91

页数：4

共 50 条

[31] Non-Volatile Complementary Polarizer Spin-Transfer Torque On-Chip Caches: A Device/Circuit/Systems Perspective
Fong, Xuanyao
Venkatesan, Rangharajan
Raghunathan, Anand
Roy, Kaushik
[J]. IEEE TRANSACTIONS ON MAGNETICS, 2014, 50 (10)
[32] A Systematic Assessment of W-Doped CoFeB Single Free Layers for Low Power STT-MRAM Applications
Rao, Siddharth
Couet, Sebastien
Van Beek, Simon
Kundu, Shreya
Sharifi, Shamin Houshmand
Jossart, Nico
Kar, Gouri Sankar
[J]. ELECTRONICS, 2021, 10 (19)
[33] A low-power on-chip LDO with advanced reference buffer
Qu, Xi
Zhou, Ze-kun
Zhang, Bo
[J]. IEICE ELECTRONICS EXPRESS, 2014, 11 (20):
[34] Low-power wireless on-chip microparticle manipulation system
Dei, Yoshiaki
Kishiwada, Yasushi
Yamane, Rie
Inoue, Taisuke
Matsuoka, Toshimasa
[J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (04)
[35] A Low-Power On-Chip Calibration Technique for Pipelined ADCs
Peng, Xizhu
Mao, Zuowei
Gao, Ang
Che, Laishen
Tang, He
[J]. 2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 612 - 615
[36] On-Chip Bus Serialization Method for Low-Power Communications
Lee, Jaesung
[J]. ETRI JOURNAL, 2010, 32 (04) : 540 - 547
[37] An adaptive low-power transmission scheme for on-chip networks
Worm, F
Thiran, P
Lenne, P
De Micheli, G
[J]. ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, : 92 - 100
[38] On-chip passive optical diode with low-power consumption
Liu, Li
Yue, Jin
Fan, Xiaokang
Xue, Wei
[J]. OPTICS EXPRESS, 2018, 26 (25): : 33463 - 33472
[39] Design and Evaluation of a 28-nm FD-SOI STT-MRAM for Ultra-Low Power Microcontrollers
Patrigeon, Guillaume
Benoit, Pascal
Torres, Lionel
Senni, Sophiane
Prenat, Guillaume
Di Pendina, Gregory
[J]. IEEE ACCESS, 2019, 7 : 58085 - 58093
[40] A Low-Latency and Low-Power Hybrid Scheme for On-Chip Networks
Jiang, Guoyue
Li, Zhaolin
Wang, Fang
Wei, Shaojun
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (04) : 664 - 677

← 1 2 3 4 5 →