Dynamic compilation framework with DVS for reducing energy consumption in embedded processors

被引：3
|
作者：
Shi, Qingsong [1 ]
Chen, Tianzhou [1 ]
Liang, Xiao [1 ]
Huang, Jiangwei [1 ]
机构：
[1] Zhejiang Univ, Coll Comp Sci, Hangzhou 310003, Zhejiang, Peoples R China
来源：
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS | 2008年
关键词：
dynamic compiler; DVS; run-time region;
D O I：
10.1109/ICESS.2008.47
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Dynamic Voltage Scaling (DVS) is an effective technique for reducing the energy consumption in embedded systems. There are several advantages using DVS technique into compiler framework. This paper present a framework for reducing energy consumption in embedded processors using the dynamic compiler collaborate with DVS technique. Two algorithms are implemented in this framework, and the framework is implemented using the Intel PIN systems and is deployed in a real hardware platform. Experimental results based on the software and hardware platform, show that significant energy saving are achieved while performance loss less than 5%.
引用
收藏
页码：464 / 470
页数：7
相关论文
共 50 条
  • [1] Reducing Cache Energy Consumption by Tag Encoding in Embedded Processors
    Zhang Mingming
    Chang Xiaotao
    Zhang Ge
    [J]. ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2007, : 367 - 370
  • [2] Code placement for reducing the energy consumption of embedded processors with scratchpad and cache memories
    Ishitobi, Yuriko
    Ishihara, Tohru
    Yasuura, Hiroto
    [J]. 2007 IEEE/ACM/IFIP WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2007, : 13 - +
  • [3] Dynamic compilation for reducing energy consumption of I/O-intensive applications
    Son, Seung Woo
    Chen, Guangyu
    Kandemir, Mahmut
    Choudhary, Alok
    [J]. LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, 2006, 4339 : 450 - +
  • [4] Performance analysis of DVS algorithms for reducing processor energy consumption
    Chilambuchelvan, A.
    Saravanan, S.
    Perinbam, J. Raja Paul
    [J]. ICCIMA 2007: INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND MULTIMEDIA APPLICATIONS, VOL II, PROCEEDINGS, 2007, : 174 - +
  • [5] Energy-Aware Compilation for Embedded Processors with Technology Scaling Considerations
    Huang, Po-Kuan
    Ghiasi, Soheil
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2009, 5 (04) : 439 - 453
  • [6] Reducing pipeline energy demands with local DVS and dynamic retiming
    Lee, SW
    Das, S
    Pham, T
    Austin, T
    Blaauw, D
    Mudge, T
    [J]. ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 319 - 324
  • [7] A predictive decode filter cache for reducing power consumption in embedded processors
    Tang, Weiyu
    Kejariwal, Arun
    Veidenbaum, Alexander V.
    Nicolau, Alexandru
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2007, 12 (02)
  • [8] Reducing power consumption for high-associativity data caches in embedded processors
    Nicolaescu, D
    Veidenbaum, A
    Nicolau, A
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 1064 - 1068
  • [9] A dynamic compilation framework for controlling microprocessor energy and performance
    Wu, Q
    Reddi, VJ
    Wu, YF
    Lee, J
    Connors, D
    Brooks, D
    Martonosi, M
    Clark, DW
    [J]. MICRO-38: PROCEEDINGS OF THE 38TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUMN ON MICROARCHITECTURE, 2005, : 271 - 282
  • [10] Learning based compilation of embedded applications targeting minimal energy consumption
    Sachan, Akash
    Ghoshal, Bibhas
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 116
12345