Design of evolvable hardware using adaptive simulated annealing

被引:0
|
作者
He, GL [1 ]
Li, YX [1 ]
Liu, F [1 ]
机构
[1] Wuhan Univ, Sch Comp, Wuhan 430072, Hubei, Peoples R China
关键词
combinational logic circuit; evolvable hardware; simulated annealing;
D O I
暂无
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
The evolvable hardware technique is based on evolving the functionality and connectivity of a rectangular array of logic cells. In this paper, an adaptive simulated annealing algorithm is proposed for design combinational circuits with 100% functionality and minimized number of gates. Experiments for five combinational circuits with our method are compared with NGA, MGA, MLCEA and human designs produced by Karnaugh Maps and Quine-McCluskey method. Results show our method can optimize combinational circuits with shorter chromosome structure and is more adaptive for Evolvable Hardware.
引用
收藏
页码:1390 / 1392
页数:3
相关论文
共 50 条
  • [1] Evolvable hardware design based on a novel simulated annealing in an embedded system
    He, Guoliang
    Xiong, Naixue
    Yang, Laurence T.
    Kim, Tai-hoon
    Hsu, Ching Hsien
    Li, Yuanxiang
    Hu, Ting
    [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2012, 24 (04): : 354 - 370
  • [2] Design of adaptive mathematical morphology filter using evolvable hardware
    Yao, Rui
    Yu, Sheng-Lin
    Wang, You-Ren
    Wang, Li
    Cui, Jiang
    [J]. Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering, 2008, 28 (03): : 23 - 28
  • [3] An evolvable hardware FPGA for adaptive hardware
    Haddow, PC
    Tufte, G
    [J]. PROCEEDINGS OF THE 2000 CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1 AND 2, 2000, : 553 - 560
  • [4] Implementation of an Adaptive Filter using an Evolvable Hardware Strategy
    Lovay, M.
    Peretti, G.
    Romero, E.
    [J]. IEEE LATIN AMERICA TRANSACTIONS, 2015, 13 (04) : 927 - 934
  • [5] Evolvable hardware - Using evolutionary computation to design and optimize hardware systems
    Lohn, Jason D.
    Hornby, Gregory S.
    [J]. IEEE COMPUTATIONAL INTELLIGENCE MAGAZINE, 2006, 1 (01) : 19 - 27
  • [6] Digital IIR filter design using adaptive simulated annealing
    Chen, S
    Istepanian, R
    Luk, BL
    [J]. DIGITAL SIGNAL PROCESSING, 2001, 11 (03) : 241 - 251
  • [7] Digital image filter design using evolvable hardware
    Kumar, PN
    Suresh, S
    Perinbam, JRP
    [J]. FOURTH ANNUAL ACIS INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION SCIENCE, PROCEEDINGS, 2005, : 483 - 488
  • [8] Digital circuit design using intrinsic evolvable hardware
    Zhang, Y
    Smith, SL
    Tyrrell, AM
    [J]. 2004 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE, PROCEEDINGS, 2004, : 55 - 62
  • [9] Adaptive and evolvable hardware A multifaceted analysis
    Stoica, Adrian
    Andrei, Radu
    [J]. NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2007, : 486 - +
  • [10] RETRACTED: Design and implementation of dynamic partial reconfiguration using adaptive evolvable hardware (Retracted Article)
    Geetamma, T.
    Seventline, J. Beatrice
    [J]. 2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,