Solutions with precise prediction for thermal aberration error in low-k1 immersion lithography

被引:3
|
作者
Fukuhara, Kazuya [1 ]
Mimotogi, Akiko [1 ]
Kono, Takuya [1 ]
Aoyama, Hajime
Ogata, Taro
Kita, Naonori
Matsuyama, Tomoyuki
机构
[1] Toshiba Co Ltd, Semicond & Storage Prod Co, Ctr Semicond Res & Dev, Saiwai Ku, Kawasaki, Kanagawa 2128583, Japan
来源
关键词
Thermal aberration; diffraction; illumination; immersion lithography; ThAO; Imaging master;
D O I
10.1117/12.2011691
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Thermal aberration becomes a serious problem in the production of semiconductors for which low-k1 immersion lithography with a strong off-axis illumination, such as dipole setting, is used. The illumination setting localizes energy of the light in the projection lens, bringing about localized temperature rise. The temperature change varies lens refractive index and thus generates aberrations. The phenomenon is called thermal aberration. For realizing manufacturability of fine patterns with high productivity, thermal aberration control is important. Since heating areas in the projection lens are determined by source shape and distribution of diffracted light by a mask, the diffracted pupilgram convolving illumination source shape with diffraction distribution can be calculated using mask layout data for the thermal aberration prediction. Thermal aberration is calculated as a function of accumulated irradiation power. We have evaluated the thermal aberration computational prediction and control technology "Thermal Aberration Optimizer" (ThAO) on a Nikon immersion system. The thermal aberration prediction consists of two steps. The first step is prediction of the diffraction map on the projection pupil. The second step is computing thermal aberration from the diffraction map using a lens thermal model and an aberration correction function. We performed a verification test for ThAO using a mask of 1x-nm memory and strong off-axis illumination. We clarified the current performance of thermal aberration prediction, and also confirmed that the impacts of thermal aberration of NSR-S621D on CD and overlay for our 1x-nm memory pattern are very small. Accurate thermal aberration prediction with ThAO will enable thermal aberration risk-free lithography for semiconductor chip production.
引用
收藏
页数:7
相关论文
共 50 条
  • [11] Maximization of process window for low-k1 spaces using KrF lithography
    Fu, SC
    Kuo, CS
    Shiu, FJ
    Chen, JJ
    Tsai, CS
    Ho, CT
    Wang, C
    OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 : 955 - 966
  • [12] 3D electromagnetic field simulation for low-k1 lithography
    Erdmann, Andreas
    Gordon, Ron
    McCallum, Martin
    Rosenbusch, Anja
    Microlithography World, 2001, 10 (01): : 5 - 6
  • [13] Low-k1 optical lithography for 100 nm logic technology and beyond
    Yen, A
    Yu, SS
    Chen, JH
    Chen, CK
    Gau, TS
    Lin, BJ
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2001, 19 (06): : 2329 - 2334
  • [14] Advanced Modeling for Full-chip Low-k1 Lithography Simulations
    Liu, Peng
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2013 (CSTIC 2013), 2013, 52 (01): : 147 - 161
  • [15] ArF solutions for low-k1 back-end imaging
    Wiaux, V
    Montgomery, P
    Vandenberghe, G
    Monnoyer, P
    Ronse, K
    Conley, W
    Litt, LC
    Lucas, K
    Finders, J
    Socha, R
    Van Den Broeke, D
    OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 : 270 - 281
  • [16] From compliance to control:: off-roadmap metrology for low-k1 lithography
    Ausschnitt, CP
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XV, 2001, 4344 : 1 - 11
  • [17] Mask error tensor and causality of mask error enhancement for low-k1 imaging:: Theory and experiments
    Chen, CK
    Gau, TS
    Shin, JJ
    Liu, RG
    Yu, SS
    Yen, A
    Lin, BJ
    OPTICAL MICROLITHOGRAPHY XV, PTS 1 AND 2, 2002, 4691 : 247 - 258
  • [18] LWR reduction in low k1 ArF immersion lithography
    Matsunaga, Kentaro
    Oori, Tomoya
    Kato, Hirokazu
    Kawamura, Daisuke
    Shiobara, Eishi
    Inatomi, Yuichiro
    Kawasaki, Tetsu
    Iwashita, Mitsuaki
    Ito, Shinichi
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXV, PTS 1 AND 2, 2008, 6923
  • [19] Challenges for low-k1 lithography in logic devices by source mask co-optimization
    Yoshimochi, Kazuyuki
    Nagahara, Seiji
    Takeda, Kazuhiro
    Uchiyama, Takayuki
    OPTICAL MICROLITHOGRAPHY XXIII, 2010, 7640
  • [20] Mask error tensor and causality of mask error enhancement for low-k1 imaging:: theory and experiments
    Chen, CK
    Gau, TS
    Shin, JJ
    Liu, RG
    Yu, SS
    Yen, A
    Lin, BJ
    JOURNAL OF MICROLITHOGRAPHY MICROFABRICATION AND MICROSYSTEMS, 2004, 3 (02): : 269 - 275