共 50 条
- [11] Maximization of process window for low-k1 spaces using KrF lithography OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 : 955 - 966
- [12] 3D electromagnetic field simulation for low-k1 lithography Microlithography World, 2001, 10 (01): : 5 - 6
- [13] Low-k1 optical lithography for 100 nm logic technology and beyond JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2001, 19 (06): : 2329 - 2334
- [14] Advanced Modeling for Full-chip Low-k1 Lithography Simulations CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2013 (CSTIC 2013), 2013, 52 (01): : 147 - 161
- [15] ArF solutions for low-k1 back-end imaging OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 : 270 - 281
- [16] From compliance to control:: off-roadmap metrology for low-k1 lithography METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XV, 2001, 4344 : 1 - 11
- [17] Mask error tensor and causality of mask error enhancement for low-k1 imaging:: Theory and experiments OPTICAL MICROLITHOGRAPHY XV, PTS 1 AND 2, 2002, 4691 : 247 - 258
- [18] LWR reduction in low k1 ArF immersion lithography ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXV, PTS 1 AND 2, 2008, 6923
- [19] Challenges for low-k1 lithography in logic devices by source mask co-optimization OPTICAL MICROLITHOGRAPHY XXIII, 2010, 7640
- [20] Mask error tensor and causality of mask error enhancement for low-k1 imaging:: theory and experiments JOURNAL OF MICROLITHOGRAPHY MICROFABRICATION AND MICROSYSTEMS, 2004, 3 (02): : 269 - 275