Reconfigurable BDD based quantum circuits

被引:0
|
作者
Eachempati, Soumya [1 ]
Saripalli, Vinay [1 ]
Vijaykrishnan, N. [1 ]
Datta, Suman [2 ]
机构
[1] Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA
[2] Penn State Univ, Dept Elect Engn, University Pk, PA 16802 USA
基金
美国国家科学基金会;
关键词
reconfigurability; quantum nanodevice; low power;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a novel binary decision diagram (BDD) based reconfigurable logic architecture based on Split-Gate quantum nanodots using III-V compound semiconductor-based quantum wells. While BDD based quantum devices architectures have already been demonstrated to be attractive for achieving ultra-low power operation, our design provides the ability to reconfigure the functionality of the logic architecture. This work proposes device and architectural innovations to support such reconfiguration. At the device level, a unique programmability feature is incorporated in our proposed nanodot devices which can operate in 3 distinct operation modes: a) active b) open and c) short mode based on the split gate bias voltages and enable functional reconfiguration. At the architectural level, we address programmability and design fabric issues involved with mapping BDD's into a reconfigurable architecture. By mapping a set of logic circuits, we demonstrate that our underlying device and architectural structure is flexible to support different functions.
引用
收藏
页码:62 / +
页数:2
相关论文
共 50 条
  • [31] BDD-based Synthesis of Optical Logic Circuits Exploiting Wavelength Division Multiplexing
    Matsuo, Ryosuke
    Shiomi, Jun
    Ishihara, Tohru
    Onodera, Hidetoshi
    Shinya, Akihiko
    Notomi, Masaya
    24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 203 - 209
  • [32] Energy Efficiency of Microring Resonator (MRR)-Based Binary Decision Diagram (BDD) Circuits
    Yakar, Ozan
    Nie, Yuqi
    Wada, Kazumi
    Agarwal, Anuradha
    Ercan, Ilke
    PROCEEDINGS OF THE 2019 FOURTH IEEE INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC), 2019, : 138 - 145
  • [33] Thermooptic two-mode interference device for reconfigurable quantum optic circuits
    Sahu, Partha Pratim
    QUANTUM INFORMATION PROCESSING, 2018, 17 (06)
  • [34] Thermooptic two-mode interference device for reconfigurable quantum optic circuits
    Partha Pratim Sahu
    Quantum Information Processing, 2018, 17
  • [35] A design scheme for a reconfigurable accelerator implemented by single-flux quantum circuits
    Mehdipour, Farhad
    Honda, Hiroaki
    Inoue, Koji
    Kataoka, Hiroshi
    Murakami, Kazuaki
    JOURNAL OF SYSTEMS ARCHITECTURE, 2011, 57 (01) : 169 - 179
  • [36] Thermally reconfigurable quantum photonic circuits at telecom wavelength by femtosecond laser micromachining
    Flamini, Fulvio
    Magrini, Lorenzo
    Rab, Adil S.
    Spagnolo, Nicolo
    D'Ambrosio, Vincenzo
    Mataloni, Paolo
    Sciarrino, Fabio
    Zandrini, Tommaso
    Crespi, Andrea
    Ramponi, Roberta
    Osellame, Roberto
    LIGHT-SCIENCE & APPLICATIONS, 2015, 4 : e354 - e354
  • [37] Thermally reconfigurable quantum photonic circuits at telecom wavelength by femtosecond laser micromachining
    Fulvio Flamini
    Lorenzo Magrini
    Adil S Rab
    Nicolò Spagnolo
    Vincenzo D'Ambrosio
    Paolo Mataloni
    Fabio Sciarrino
    Tommaso Zandrini
    Andrea Crespi
    Roberta Ramponi
    Roberto Osellame
    Light: Science & Applications, 2015, 4 : e354 - e354
  • [38] Design Techniques for Passive Planar Reconfigurable RF Circuits: Reconfigurable RF Circuits
    Zaidi, Aijaz M.
    Kanaujia, Binod K.
    Kishor, Jugul
    Singhwal, Sumer Singh
    Kaim, Vikrant
    Kumar, Amit
    Rambabu, Karumudi
    Rengarajan, Sembiam R.
    IEEE MICROWAVE MAGAZINE, 2024, 25 (09) : 29 - 42
  • [39] Low power optimization technique for BDD mapped circuits
    Lindgren, P
    Kerttu, M
    Thornton, M
    Drechsler, R
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 615 - 621
  • [40] Programmable nano-switch array using SiN/GaAs interface traps on a GaAs nanowire network for reconfigurable BDD logic circuits
    Shiratori, Yuta
    Miura, Kensuke
    Kasai, Seiya
    MICROELECTRONIC ENGINEERING, 2011, 88 (08) : 2755 - 2758