共 50 条
- [21] Application-specific topology generation algorithms for network-on-chip design [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2012, 6 (05): : 318 - 333
- [23] Contention-aware Application Mapping for Network-on-Chip Communication Architectures [J]. 2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 164 - 169
- [24] A Reliability Aware Application Mapping onto Mesh based Network-on-Chip [J]. 2016 3RD INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN INFORMATION TECHNOLOGY (RAIT), 2016, : 537 - 542
- [26] Efficient mapping of an image processing application for a network-on-chip based implementation [J]. Int. J. High Perform. Syst. Archit., 2009, 1 (46-57):
- [27] Fault tolerant algorithms for network-on-chip interconnect [J]. VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 46 - 51
- [28] Network-on-Chip Routing Algorithms by Breaking Cycles [J]. ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, PT 1, PROCEEDINGS, 2010, 6081 : 163 - 173
- [29] Mapping concurrent applications on Network-on-Chip platforms [J]. 2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 154 - 159
- [30] Traffic-Aware Application Mapping for Network-on-Chip based Multiprocessor System-on-Chip [J]. 2015 IEEE 17TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2015 IEEE 7TH INTERNATIONAL SYMPOSIUM ON CYBERSPACE SAFETY AND SECURITY, AND 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS), 2015, : 571 - 576