Developing Domain-Knowledge Evolutionary Algorithms for Network-on-Chip Application Mapping

被引:10
|
作者
Radu, Ciprian [1 ]
Mahbub, Md Shahriar [1 ]
Vintan, Lucian [1 ]
机构
[1] Lucian Blaga Univ Sibiu, Adv Comp Architecture & Proc Syst Res Lab, Sibiu 550025, Romania
关键词
Network-on-Chip (NoC); Application mapping; Evolutionary Algorithms; Genetic Algorithms; (Multi-objective) Optimization; DESIGN; MODEL;
D O I
10.1016/j.micpro.2012.11.003
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper addresses the Network-on-Chip (NoC) application mapping problem. This is an NP-hard problem that deals with the optimal topological placement of Intellectual Property cores onto the NoC tiles. Network-on-Chip application mapping Evolutionary Algorithms are developed, evaluated and optimized for minimizing the NoC communication energy. Two crossover and one mutation operators are proposed. It is analyzed how each optimization algorithm performs with every genetic operator, in terms of solution quality and convergence speed. Our proposed operators are compared with state-of-the-art genetic operators for permutation problems. Finally, the problem is approached in a multi-objective way. Besides energy minimization, it is also aimed to map the cores such that a thermally balanced Network-on-Chip design is obtained. It is shown, through simulations on real applications, that by using domain-knowledge, our developed genetic operators increase the algorithms' performance. By comparing these Evolutionary Algorithms with an Optimized Simulated Annealing, it is shown that they perform better. In the case of two contradictory objectives, our genetic operators can still help at providing the mappings with the lowest communication energy. (c) 2012 Elsevier B.V. All rights reserved.
引用
收藏
页码:65 / 78
页数:14
相关论文
共 50 条
  • [21] Application-specific topology generation algorithms for network-on-chip design
    Tosun, S.
    Ar, Y.
    Ozdemir, S.
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2012, 6 (05): : 318 - 333
  • [22] A survey on fault-tolerant application mapping techniques for Network-on-Chip
    Kadri, Nassima
    Koudil, Mouloud
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2019, 92 : 39 - 52
  • [23] Contention-aware Application Mapping for Network-on-Chip Communication Architectures
    Chou, Chen-Ling
    Marculescu, Radu
    [J]. 2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 164 - 169
  • [24] A Reliability Aware Application Mapping onto Mesh based Network-on-Chip
    Chatterjee, Navonil
    Reddy, Sheshivardhan
    Reddy, Shilpa
    Chattopadhyay, Santanu
    [J]. 2016 3RD INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN INFORMATION TECHNOLOGY (RAIT), 2016, : 537 - 542
  • [25] A Constructive Heuristic for Application Mapping onto Mesh Based Network-on-Chip
    Sahu, Pradip Kumar
    Manna, Kanchan
    Shah, Tapan
    Chattopadhyay, Santanu
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2015, 24 (08)
  • [26] Efficient mapping of an image processing application for a network-on-chip based implementation
    Dept. of Electronics Engineering and Telecommunications, State University of Rio de Janeiro, Rua Sao Francisco Xavier, 524 Sala 5145-F, Maracana, 20550-900, Rio de Janeiro, Brazil
    不详
    不详
    不详
    不详
    [J]. Int. J. High Perform. Syst. Archit., 2009, 1 (46-57):
  • [27] Fault tolerant algorithms for network-on-chip interconnect
    Pirretti, M
    Link, GM
    Brooks, RR
    Vijaykrishnan, N
    Kandemir, M
    Irwin, MJ
    [J]. VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 46 - 51
  • [28] Network-on-Chip Routing Algorithms by Breaking Cycles
    Tang, Minghua
    Lin, Xiaola
    [J]. ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, PT 1, PROCEEDINGS, 2010, 6081 : 163 - 173
  • [29] Mapping concurrent applications on Network-on-Chip platforms
    Bartic, TA
    Destmet, D
    Mignolet, JY
    Miller, J
    Robert, F
    [J]. 2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 154 - 159
  • [30] Traffic-Aware Application Mapping for Network-on-Chip based Multiprocessor System-on-Chip
    Yang, Lei
    Liu, Weichen
    Jiang, Weiwen
    Zhang, Wei
    Li, Mengquan
    Yi, Juan
    Liu, Duo
    Sha, Edwin H. -M.
    [J]. 2015 IEEE 17TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2015 IEEE 7TH INTERNATIONAL SYMPOSIUM ON CYBERSPACE SAFETY AND SECURITY, AND 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS), 2015, : 571 - 576