A novel nanoscale fin field effect transistor by amended channel: Investigation and fundamental physics

被引:5
|
作者
Karimi, Fa. [1 ]
Orouji, Ali A. [1 ]
机构
[1] Semnan Univ, Elect & Comp Engn Dept, Semnan, Iran
关键词
Short channel effect (SCE); Drain-induced barrier lowering (DIBL); Self-heating effects; FinFET; Three dimensional simulations; GATE; IMPACT;
D O I
10.1016/j.physe.2015.06.008
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
The present paper proposes a new Fin Field Effect Transistor (FinFET) with an amended Channel (AC). The fin region consists of two sections; the lower part which has a rounded shape and the upper part of fin as conventional FinFETs, is cubic. The AC-FinFET devices are proven to have a lower threshold voltage roll-off, reduced COL, better subthreshold slope characteristics, and a better gate capacitance in comparison with the C-FinFET. Moreover, the simulation result with three-dimensional and two-carrier device simulator demonstrates an improved output characteristic of the proposed structure due to reduction of self-heating effect. Due to the rounded shape of the lower fin region and decreasing corner effects there, the heat can flow easily, and the device temperature will decrease. Also the gate control over the channel increases due to the narrow upper part of the fin. The paper, thus, attempts to show the advantages of higher performance AC-FinFET device over the conventional one, and its effect on the operation of nanoscale devices. (C) 2015 Elsevier B.V. All rights reserved.
引用
收藏
页码:65 / 70
页数:6
相关论文
共 50 条
  • [31] Benefits of asymmetric underlap dual-k spacer hybrid fin field-effect transistor over bulk fin field-effect transistor
    Pradhan, Kumar Prasannajit
    Sahu, Kumar Prasannajit
    IET CIRCUITS DEVICES & SYSTEMS, 2016, 10 (05) : 441 - 447
  • [32] Surrounded Channel Junctionless Field Effect Transistor
    Das, Namita
    Sarma, Kaushik Chandra Deva
    2020 INTERNATIONAL CONFERENCE ON COMPUTATIONAL PERFORMANCE EVALUATION (COMPE-2020), 2020, : 608 - 610
  • [33] Spin field effect transistor with a graphene channel
    Semenov, Y. G.
    Kim, K. W.
    Zavada, J. M.
    APPLIED PHYSICS LETTERS, 2007, 91 (15)
  • [34] Investigation on Temperature Dependency of Recessed-Channel Reconfigurable Field-Effect Transistor
    Kim, Jang Hyun
    Kim, Sangwan
    ELECTRONICS, 2019, 8 (10)
  • [35] Buried oxide channel field effect transistor
    Misewich, JA
    Schrott, AG
    MATERIALS SCIENCE OF NOVEL OXIDE-BASED ELECTRONICS, 2000, 623 : 3 - 9
  • [36] Towards selective molecular biosensing: Fundamental investigation of polymeric filtering effect on field-effect transistor biosensor
    Nishitani, Shoichi
    Sakata, Toshiya
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2017, 254
  • [37] Circuit Models of Field Emission Silicon Diode and Transistor with a Nanoscale Vacuum Channel
    Evsikov, I. D.
    Demin, G. D.
    Glagolev, P. Yu
    Djuzhev, N. A.
    Makhiboroda, M. A.
    Bespalov, V. A.
    Filippov, S., V
    Kolosko, A. G.
    Popov, E. O.
    2020 33RD INTERNATIONAL VACUUM NANOELECTRONICS CONFERENCE (IVNC), 2018, : 106 - 107
  • [38] Nanoscale etching of perovskite oxides for field effect transistor applications
    Cheng, Junao
    Yang, Hao
    Wang, Caiyu
    Combs, Nick
    Freeze, Chris
    Shoron, Omor
    Wu, Wangzhou
    Kalarickal, Nidhin Kurian
    Chandrasekar, Hareesh
    Stemmer, Susanne
    Rajan, Siddharth
    Lu, Wu
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2020, 38 (01):
  • [39] Review of Carbon Nanotube Field Effect Transistor for Nanoscale Regime
    Maqbool, Mehwish
    Sharma, Vijay Kumar
    CURRENT NANOSCIENCE, 2024, 20 (04) : 459 - 470
  • [40] NANOSCALE GATE INSULATOR FOR ORGANIC FIELD EFFECT TRANSISTOR APPLICATIONS
    Das, A.
    Rajagopalan, S.
    Dhara, S.
    Prabakar, K.
    Dash, S.
    Tyagi, A. K.
    Raj, Baldev
    INTERNATIONAL JOURNAL OF NANOSCIENCE, 2011, 10 (4-5) : 765 - 769