A novel nanoscale fin field effect transistor by amended channel: Investigation and fundamental physics

被引:5
|
作者
Karimi, Fa. [1 ]
Orouji, Ali A. [1 ]
机构
[1] Semnan Univ, Elect & Comp Engn Dept, Semnan, Iran
关键词
Short channel effect (SCE); Drain-induced barrier lowering (DIBL); Self-heating effects; FinFET; Three dimensional simulations; GATE; IMPACT;
D O I
10.1016/j.physe.2015.06.008
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
The present paper proposes a new Fin Field Effect Transistor (FinFET) with an amended Channel (AC). The fin region consists of two sections; the lower part which has a rounded shape and the upper part of fin as conventional FinFETs, is cubic. The AC-FinFET devices are proven to have a lower threshold voltage roll-off, reduced COL, better subthreshold slope characteristics, and a better gate capacitance in comparison with the C-FinFET. Moreover, the simulation result with three-dimensional and two-carrier device simulator demonstrates an improved output characteristic of the proposed structure due to reduction of self-heating effect. Due to the rounded shape of the lower fin region and decreasing corner effects there, the heat can flow easily, and the device temperature will decrease. Also the gate control over the channel increases due to the narrow upper part of the fin. The paper, thus, attempts to show the advantages of higher performance AC-FinFET device over the conventional one, and its effect on the operation of nanoscale devices. (C) 2015 Elsevier B.V. All rights reserved.
引用
收藏
页码:65 / 70
页数:6
相关论文
共 50 条
  • [1] Partially Cylindrical Fin Field-Effect Transistor: A Novel Device for Nanoscale Applications
    Mehrad, Mahsa
    Orouji, Ali A.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2010, 10 (02) : 271 - 275
  • [2] A novel fin field effect transistor by extra insulator layer for high performance nanoscale applications
    Ali A. Orouji
    Fa. Karimi
    Journal of Computational Electronics, 2015, 14 : 811 - 819
  • [3] A novel fin field effect transistor by extra insulator layer for high performance nanoscale applications
    Orouji, Ali A.
    Karimi, Fa
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2015, 14 (03) : 811 - 819
  • [4] Influence of Fin Dimensions on Performance of Nanoscale Rectzoidal Bulk Fin Shaped Field Effect Transistor
    Kaur, Navneet
    Rattan, Munish
    Gill, Sandeep Singh
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2019, 14 (03) : 389 - 399
  • [5] Numerical Simulation and Investigation of Nanoscale Organic Field-Effect Transistor With Varying Channel Thickness
    Thakur, Yogesh
    Khosla, Mamta
    Raj, Balwinder
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2025, 38 (01)
  • [6] Nanoscale device modeling and simulation: Fin field-effect transistor (FinFET)
    Kim, K
    Kwon, O
    Seo, J
    Won, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2004, 43 (6B): : 3784 - 3789
  • [7] The Effect of Effective Channel Length on a Silicon Nanowire Fin Field Effect Transistor
    Hamid, Fatimah K. A.
    Anwar, Sohail
    Amin, N. Aziziah
    Johari, Zaharah
    Sadeghi, Hatef
    Nurudin, M. A.
    Ahmadi, M. T.
    Ismail, Razali
    JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2013, 10 (04) : 964 - 967
  • [8] A Novel Fabrication Method for the Nanoscale Tunneling Field Effect Transistor
    Kim, Hyun Woo
    Kim, Jang Hyun
    Kim, Sang Wan
    Sun, Min-Chul
    Kim, Garam
    Park, Euyhwan
    Kim, Hyungjin
    Kim, Kyung-Wan
    Park, Byung-Gook
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2012, 12 (07) : 5592 - 5597
  • [9] A Novel Dual Material Extra Insulator Layer Fin Field Effect Transistor for High-Performance Nanoscale Applications
    Verma, Prateek Kishor
    Mishra, Varun
    Verma, Yogesh Kumar
    Yadav, Pawan K.
    Gupta, Santosh Kumar
    ADVANCES IN VLSI, COMMUNICATION, AND SIGNAL PROCESSING, 2020, 587 : 377 - 385
  • [10] Electrical characteristics and model for recessed channel fin field-effect transistor
    Kim, K.
    Yoshida, M.
    Kahng, J. -R.
    Moon, J. -S.
    Roh, Y.
    ELECTRONICS LETTERS, 2010, 46 (16) : 1141 - 1142