Workflow System Performance Improving and Analyzing by Using Memory Cache

被引:0
|
作者
Xu, Yusheng [1 ]
An, Hongxin [1 ]
Xu, Qunce [1 ]
机构
[1] Lanzhou Univ, Sch Informat Sci & Engn, Lanzhou 730000, Gansu, Peoples R China
来源
PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INTELLIGENT COMMUNICATION | 2015年 / 16卷
关键词
workflow; workflow optimization; workflow performance; workflow active instance cache; workflow overhead; business workflow; scientific workflow;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Workflow techniques may be broadly used in business processing and scientific computing and thus focused research interest over the last decade. The performance of workflow applications mainly depend upon task scheduling strategies in workflow engine. In this paper, a novel active workflow instance memory cache (WfIC) architecture is proposed, which is used for improving workflow system performance. By caching active workflow instances in main memory, instance database IO operations are pruned during task scheduling and processing. Additionally, theory analysis shows that WfIC can effectively improve the performance of workflow systems. Also, theory analysis gives an instruction on how to configure the instance cache and the lower/upper limit of the instance executing time.
引用
收藏
页码:229 / 234
页数:6
相关论文
共 50 条
  • [21] Using cache optimizing compiler for managing software cache on distributed shared memory system
    Nanri, T
    Sato, H
    Shimasaki, M
    HIGH PERFORMANCE COMPUTING ON THE INFORMATION SUPERHIGHWAY - HPC ASIA '97, PROCEEDINGS, 1997, : 312 - 318
  • [22] Using cache mapping to improve memory performance of handheld devices
    Xu, R
    Li, ZY
    ISPASS: 2004 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, 2004, : 106 - 114
  • [23] IMPROVING MEMORY UTILIZATION IN CACHE COHERENCE DIRECTORIES
    LILJA, DJ
    YEW, PC
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1993, 4 (10) : 1130 - 1146
  • [24] Improving in-memory file system reading performance by fine-grained user-space cache mechanisms
    Gu, Rong
    Li, Chongjie
    Dai, Haipeng
    Luo, Yili
    Xu, Xiaolong
    Wan, Shaohua
    Huang, Yihua
    JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 115
  • [25] Improving in-memory file system reading performance by fine-grained user-space cache mechanisms
    Gu, Rong
    Li, Chongjie
    Dai, Haipeng
    Luo, Yili
    Xu, Xiaolong
    Wan, Shaohua
    Huang, Yihua
    Journal of Systems Architecture, 2021, 115
  • [26] Optimization of multilayer thin film passivation processes for improving cache memory device performance
    Lin, CF
    Tseng, WT
    Feng, MS
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1999, 146 (04) : 1510 - 1516
  • [27] Improving memory system performance for multimedia applications
    Youn, Jonghee M.
    Cho, Doosan
    MULTIMEDIA TOOLS AND APPLICATIONS, 2017, 76 (04) : 5951 - 5963
  • [28] Improving memory system performance for multimedia applications
    Jonghee M. Youn
    Doosan Cho
    Multimedia Tools and Applications, 2017, 76 : 5951 - 5963
  • [29] Memory Performance and Cache Coherency Effects on an Intel Nehalem Multiprocessor System
    Molka, Daniel
    Hackenberg, Daniel
    Schoene, Robert
    Mueller, Matthias S.
    18TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 2009, : 261 - 270
  • [30] Improving GPU Cache Hierarchy Performance with a Fetch and Replacement Cache
    Candel, Francisco
    Petit, Salvador
    Valero, Alejandro
    Sahuquillo, Julio
    EURO-PAR 2018: PARALLEL PROCESSING, 2018, 11014 : 235 - 248