A Robust Design of Coplanar Full adder and 4-bit Ripple Carry Adder using Qunatum-dot Cellular Automata

被引:0
|
作者
Sonare, Naveen [1 ]
Meena, Shweta [2 ]
机构
[1] Natl Inst Technol, Sch VLSI & Embedded Syst Design, Kurukshetra, Haryana, India
[2] Natl Inst Technol, Dept Elect & Commun Engn, Kurukshetra, Haryana, India
关键词
Coplanar adder; Quantum-Dot cellular automata; Ripple carry adder;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Emerging technology like Quantum-dot Cellular are prominent candidate for replacing present CMOS based technology. Continuous increase in limitations faced by present CMOS based devices like heat and power dissipation, scaling problems and performance degradation are few reasons for this replacement. This paper explains another way of designing a 1-bit full adder and 4-bit Ripple Carry Adder (hereafter referred as RCA). A coplanar crossover approach in QCA is used for designing the above adder. Designing a full adder using coplanar approach leads to increase in area size but it develops the whole circuit on single layer, which makes physical realization and fabrication of this circuit very simple. For Coplanar full adder, 95 cells occupying 0.12 mu m(2) area and for 4-bit RCA 366 cells covers 0.50 mu m(2) area are obtained. QCA Designer tool is used for designing, evaluation and testing of our design. Simulation result shows a very robust design of our coplanar adder.
引用
收藏
页码:1860 / 1863
页数:4
相关论文
共 50 条
  • [21] Pipelined carry lookahead adder design in quantum-dot cellular automata
    Cho, Heumpil
    Swartzander, Earl E., Jr.
    [J]. 2005 39th Asilomar Conference on Signals, Systems and Computers, Vols 1 and 2, 2005, : 1191 - 1195
  • [22] Efficient Design of a Coplanar Adder/Subtractor in Quantum-dot Cellular Automata
    Sangsefidi, Milad
    Karimpour, Morteza
    Sarayloo, Mandiyar
    [J]. UKSIM-AMSS NINTH IEEE EUROPEAN MODELLING SYMPOSIUM ON COMPUTER MODELLING AND SIMULATION (EMS 2015), 2015, : 456 - 461
  • [23] Design and implementation of carry-save adder using quantum-dot cellular automata
    Melika Amiri
    Massoud Dousti
    Majid Mohammadi
    [J]. The Journal of Supercomputing, 2024, 80 : 1554 - 1567
  • [24] Design and Power Analysis of New Coplanar One-Bit Full-Adder Cell in Quantum-Dot Cellular Automata
    Danehdaran, Fahimeh
    Khosroshahy, Milad Bagherian
    Navi, Keivan
    Bagherzadeh, Nader
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2018, 14 (01) : 38 - 48
  • [25] Design of Efficient Full Adder in Quantum-Dot Cellular Automata
    Sen, Bibhash
    Rajoria, Ayush
    Sikdar, Biplab K.
    [J]. SCIENTIFIC WORLD JOURNAL, 2013,
  • [26] Design and implementation of carry-save adder using quantum-dot cellular automata
    Amiri, Melika
    Dousti, Massoud
    Mohammadi, Majid
    [J]. JOURNAL OF SUPERCOMPUTING, 2024, 80 (02): : 1554 - 1567
  • [27] Approximate computing for 4-bit Adder Design
    Yu, Qi
    Wang, Lun-Yao
    Chu, Zhu-Fei
    Xia, Yin-Shui
    [J]. 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1360 - 1362
  • [28] Efficient Design of Decimal Full Adder Using Quantum-dot Cellular Automata
    Li, Zeqiang
    Chu, Zhufei
    Wang, Lunyao
    Xia, Yinshui
    [J]. 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1373 - 1375
  • [29] An Input Test Pattern for Characterization of a Full-Adder and n-bit Ripple Carry Adder
    Mewada, Manan
    Zaveri, Mazad
    [J]. 2016 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2016, : 250 - 255
  • [30] Implementing a one-bit reversible full adder using quantum-dot cellular automata
    Mohammadi, Zahra
    Mohammadi, Majid
    [J]. QUANTUM INFORMATION PROCESSING, 2014, 13 (09) : 2127 - 2147