共 50 条
- [21] Pipelined carry lookahead adder design in quantum-dot cellular automata [J]. 2005 39th Asilomar Conference on Signals, Systems and Computers, Vols 1 and 2, 2005, : 1191 - 1195
- [22] Efficient Design of a Coplanar Adder/Subtractor in Quantum-dot Cellular Automata [J]. UKSIM-AMSS NINTH IEEE EUROPEAN MODELLING SYMPOSIUM ON COMPUTER MODELLING AND SIMULATION (EMS 2015), 2015, : 456 - 461
- [23] Design and implementation of carry-save adder using quantum-dot cellular automata [J]. The Journal of Supercomputing, 2024, 80 : 1554 - 1567
- [25] Design of Efficient Full Adder in Quantum-Dot Cellular Automata [J]. SCIENTIFIC WORLD JOURNAL, 2013,
- [26] Design and implementation of carry-save adder using quantum-dot cellular automata [J]. JOURNAL OF SUPERCOMPUTING, 2024, 80 (02): : 1554 - 1567
- [27] Approximate computing for 4-bit Adder Design [J]. 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1360 - 1362
- [28] Efficient Design of Decimal Full Adder Using Quantum-dot Cellular Automata [J]. 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1373 - 1375
- [29] An Input Test Pattern for Characterization of a Full-Adder and n-bit Ripple Carry Adder [J]. 2016 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2016, : 250 - 255