Low voltage swing gates for low power consumption

被引：0

作者：

Rjoub, A ^{[1
]}

Koufopavlou, O ^{[1
]}

机构：

[1] Univ Patras, Dept Elect & Comp Engn, VLSI Design Lab, GR-26500 Patras, Greece

来源：

ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI | 1999年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A low swing voltage design technique is proposed. The new design could be used successfully in order to decrease the power dissipation in Complementary Pass-Transistor Logic (CPL) as in Cascade Voltage Switch Logic (CVSL) logic gates. The achieved gate output voltage-level swing reduction, results in a significant reduction of their power consumption. Using the proposed technique, for supply voltage 3.3V and 0.5 mu m process technology, 35% (for the CPL) and 20% (for the CVSL) power consumption savings is achieved. Improvements in power-delay product are also obtained. In the new gates no special circuit design receiver is required in order to pull-up the low swing signal.

引用

页码：234 / 237

页数：4

共 50 条

[21] Self Controllable Voltage Level (SVL) for Low Power Consumption
Lavanya, S.
Lisbin, J.
2012 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2012, : 180 - 184
[22] A wide swing low voltage CMOS OTA
Kao, Chia-Hsiung
Tsai, Ping-Yu
Han, Cheng-Ping
IMECS 2006: INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, 2006, : 359 - +
[23] A design of low swing and multi threshold voltage based low power 12T SRAM cell
Upadhyay, P.
Kar, R.
Mandal, D.
Ghoshal, S. P.
COMPUTERS & ELECTRICAL ENGINEERING, 2015, 45 : 108 - 121
[24] LOW-VOLTAGE PLZT LIGHT GATES
BAKER, BJ
BLOCH, PD
DEMPSTER, M
HOBSON, NC
IEEE TRANSACTIONS ON ULTRASONICS FERROELECTRICS AND FREQUENCY CONTROL, 1986, 33 (06) : 798 - 798
[25] Low Power Contactless Voltage Sensor for Low Voltage Power Systems
Delle Femine, Antonio
Gallo, Daniele
Landi, Carmine
Lo Schiavo, Alessandro
Luiso, Mario
SENSORS, 2019, 19 (16)
[26] Efficient low power/low swing bus design architectures
Rjoub, A
Koufopavlou, O
VLSI DESIGN, 2001, 12 (03) : 415 - 429
[27] Low Power and High Voltage Swing Cascode Pierce Oscillator for MEMS SAW Resonators
Hamzah, Mohd Haidar Md
Nordin, Anis Nurashikin
Karim, Jamilah
2016 SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS (DTIP), 2016,
[28] A high swing low power CMOS differential voltage-controlled ring oscillator
de Paula, Luciano Severino
Fabris, Eric
Bampi, Sergio
Susin, Altamiro Amadeu
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 467 - +
[29] A high swing low power CMOS differential voltage-controlled ring oscillator
de Paula, Luciano Severino
Bampi, Sergio
Fabris, Eric
Susin, Altamiro Ainadeu
2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 498 - 501
[30] ELIMINATION OF REFLECTIONS IN HIGH-SPEED INTEGRATED DIGITAL GATES AT LOW POWER CONSUMPTION
ABDELLAT.M
MICROELECTRONICS AND RELIABILITY, 1971, 10 (03): : 225 - &

← 1 2 3 4 5 →